w77e58 Winbond Electronics Corp America, w77e58 Datasheet - Page 27
![no-image](/images/no-image-200.jpg)
w77e58
Manufacturer Part Number
w77e58
Description
8 Bit Microcontroller
Manufacturer
Winbond Electronics Corp America
Datasheet
1.W77E58.pdf
(85 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
w77e58-24
Manufacturer:
WINBOND
Quantity:
500
Company:
Part Number:
w77e58-24
Manufacturer:
Winbond
Quantity:
600
Company:
Part Number:
w77e58-40
Manufacturer:
WINBOND
Quantity:
500
Company:
Part Number:
w77e58-40
Manufacturer:
WIN
Quantity:
226
Part Number:
w77e58-40
Manufacturer:
WIN
Quantity:
20 000
Part Number:
w77e58BP-40
Manufacturer:
WIN
Quantity:
20 000
TIMER 2 MSB
TH2:
PROGRAM STATUS WORD
CY:
AC:
F0:
RS.1-0: Register bank select bits:
OV:
F1:
P:
WATCHDOG CONTROL
SMOD_1:This bit doubles the Serial Port 1 baud rate in mode 1, 2, and 3 when set to 1.
POR:
WDIF: Watchdog Timer Interrupt Flag. If the watchdog interrupt is enabled, hardware will set this bit
Carry flag: Set for an arithmetic operation which results in a carry being generated from the
ALU. It is also used as the accumulator for the bit operations.
Auxiliary carry: Set when the previous operation resulted in a carry from the high order nibble.
Overflow flag: Set when a carry was generated from the seventh bit but not from the 8th bit
as a result of the previous operation, or vice-versa.
Power-on reset flag. Hardware will set this flag on a power up condition. This flag can be read
or written by software. A write by software is the only way to clear this bit once it is set.
to indicate that the watchdog interrupt has occurred. If the interrupt is not enabled, then this
bit indicates that the time-out period has elapsed. This bit must be cleared by software.
Timer 2 MSB
User flag 0: General purpose flag that can be set or cleared by the user.
User Flag 1: General purpose flag that can be set or cleared by the user by software.
Parity flag: Set/cleared by hardware to indicate odd/even number of 1's in the accumulator.
RS1
Mnemonic: TH2
Mnemonic: PSW
Mnemonic: WDCON
0
0
1
1
Bit:
Bit:
Bit:
RS0
SMOD_1
0
1
0
1
TH2.7
7
CY
7
7
Register bank
TH2.6
POR
AC
6
6
6
0
1
2
3
TH2.5
- 27 -
F0
5
5
5
-
TH2.4
Address
00-07h
08-0Fh
10-17h
18-1Fh
RS1
4
4
4
-
Preliminary W77E58
TH2.3
WDIF
Publication Release Date: March 1999
RS0
3
3
3
Address: CDh
Address: D0h
Address: D8h
WTRF
TH2.2
OV
2
2
2
TH2.1
EWT
F1
1
1
1
Revision A1
TH2.0
RWT
P
0
0
0