xr16v2652il32 Exar Corporation, xr16v2652il32 Datasheet
xr16v2652il32
Related parts for xr16v2652il32
xr16v2652il32 Summary of contents
Page 1
MAY 2007 GENERAL DESCRIPTION 1 The XR16V2652 (V2652 high performance dual universal asynchronous receiver and transmitter (UART) with 32 byte TX and RX FIFOs. The device operates from 2.25 to 3.6 volts with 5 Volt tolerant inputs and ...
Page 2
... XTAL1 11 GND 12 XTAL2 CHSEL 16 INTB 17 XTAL1 XTAL2 CHSEL ORDERING INFORMATION ART UMBER XR16V2652IL32 XR16V2652IJ 44-Lead PLCC XR16V2652 44-pin PLCC XR16V2652 21 4 32-pin QFN CTSB ACKAGE ...
Page 3
REV. 1.0.2 PIN DESCRIPTIONS Pin Description 32-QFN 44-PLCC N AME DATA BUS INTERFACE ...
Page 4
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO Pin Description 32-QFN 44-PLCC N AME RXA 24 39 RTSA CTSA DTRA DSRA CDA RIA ...
Page 5
REV. 1.0.2 Pin Description 32-QFN 44-PLCC N AME CTSB DTRB DSRB CDB RIB MFB ANCILLARY SIGNALS XTAL1 4 11 XTAL2 5 13 ...
Page 6
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 1.0 PRODUCT DESCRIPTION The XR16V2652 (V2652) integrates the functions of 2 enhanced 16C550 Universal Asynchronous Receiver and Transmitter (UART). Each UART is independently controlled having its own set of device configuration registers. The ...
Page 7
REV. 1.0.2 2.0 FUNCTIONAL DESCRIPTIONS 2.1 CPU Interface The CPU interface is 8 data bits wide with 3 address lines and control signals to execute data bus read and write transactions. The V2652 data interface supports the Intel compatible types ...
Page 8
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO CS 2.6 Channel A and B Internal Registers Each UART channel in the V2652 has a set of enhanced registers for controlling, monitoring and data loading and unloading. The configuration ...
Page 9
REV. 1.0.2 2.8 INTA and INTB Outputs The INTA and INTB interrupt output changes according to the operating mode and enhanced features setup. Table 3 and 4 summarize the operating behavior for the transmitter and receiver. Also see through 22. ...
Page 10
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO The on-chip oscillator is designed to use an industry standard microprocessor crystal (parallel resonant, fundamental frequency with 10-22 pF capacitance load, ESR of 20-120 ohms and 100 ppm frequency tolerance) connected externally between ...
Page 11
REV. 1.0 IGURE AUD ATE ENERATOR Crystal XTAL1 Osc/ XTAL2 Buffer ABLE YPICAL DATA RATES WITH A Required D IVISOR FOR Output Data 16x Clock O Rate (Decimal) 400 3750 2400 625 ...
Page 12
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 2.11 Transmitter The transmitter section comprises of an 8-bit Transmit Shift Register (TSR) and 32 bytes of FIFO which includes a byte-wide Transmit Holding Register (THR). TSR shifts out every data bit with ...
Page 13
REV. 1.0 IGURE RANSMITTER PERATION IN Data Byte Auto CTS Flow Control (CTS# pin) Flow Control Characters (Xoff1/2 and Xon1/2 Reg.) Auto Software Flow Control 16X Clock (DLD[5:4]) 2.12 Receiver The receiver ...
Page 14
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO IGURE ECEIVER PERATION IN NON rro ...
Page 15
REV. 1.0.2 2.13 Auto RTS (Hardware) Flow Control Automatic RTS hardware flow control is used to prevent data overrun to the local receiver FIFO. The RTS# output is used to request remote unit to suspend/resume data transmission. The auto RTS ...
Page 16
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO F 10. A RTS CTS F IGURE UTO AND LOW Local UART UARTA Receiver FIFO Trigger Reached Auto RTS Trigger Level Transmitter Auto CTS Monitor Assert RTS# to Begin Transmission 1 RTSA# 2 ...
Page 17
REV. 1.0.2 2.16 Auto Xon/Xoff (Software) Flow Control When software flow control is enabled characters with the programmed Xon or Xoff-1,2 character value(s). If receive character(s) (RX) match the programmed values, the V2652 will halt transmission (TX) as soon as ...
Page 18
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 2.18 Infrared Mode The V2652 UART includes the infrared encoder and decoder compatible to the IrDA (Infrared Data Association) version 1.0. The IrDA 1.0 standard that stipulates the infrared encoder sends out a ...
Page 19
REV. 1.0.2 2.19 Sleep Mode with Auto Wake-Up The V2652 supports low voltage system designs, hence, a sleep mode is included to reduce its power consumption when the chip is not actively used. All of these conditions must be satisfied ...
Page 20
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 2.20 Internal Loopback The V2652 UART provides an internal loopback capability for system diagnostic purposes. The internal loopback mode is enabled by setting MCR register bit-4 to logic 1. All regular UART functions ...
Page 21
REV. 1.0.2 3.0 UART INTERNAL REGISTERS Each of the UART channel in the V2652 has its own set of configuration registers selected by address lines A0, A1 and A2 with CS# or CHSEL selecting the channel. The complete register set ...
Page 22
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO . T 9: INTERNAL REGISTERS DESCRIPTION. ABLE DDRESS EG EAD A2- AME RITE RHR RD Bit THR WR ...
Page 23
REV. 1.0 INTERNAL REGISTERS DESCRIPTION. ABLE DDRESS EG EAD A2- AME RITE DREV RD Bit DVID EFR RD/WR ...
Page 24
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 4.3.2 IER versus Receive/Transmit FIFO Polled Mode Operation When FCR BIT-0 equals a logic 1 for FIFO enable; resetting IER bits 0-3 enables the XR16V2652 in the FIFO polled mode of operation. Since ...
Page 25
REV. 1.0.2 • Logic 1 = Enable the RTS# interrupt. The UART issues an interrupt when the RTS# pin makes a transition from low to high. IER[7]: CTS# Input Interrupt Enable (requires EFR bit-4=1) • Logic 0 = Disable the ...
Page 26
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO ] T ABLE P ISR R RIORITY EGISTER EVEL ...
Page 27
REV. 1.0.2 FCR[1]: RX FIFO Reset This bit is only active when FCR bit ‘1’. • Logic receive FIFO reset (default) • Logic 1 = Reset the receive FIFO pointers and FIFO level counter logic ...
Page 28
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO LCR[1:0]: TX and RX Word Length Select These two bits specify the word length to be transmitted or received. BIT LCR[2]: TX and RX Stop-bit Length Select The length ...
Page 29
REV. 1.0.2 LCR B -5 LCR LCR[6]: Transmit Break Enable When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a “space", LOW state). ...
Page 30
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO MCR[3]: OP2# Output If OP2# is selected as the MF# output, then this bit controls the state of this general purpose output. • Logic 0 = OP2# output set HIGH(default). • Logic 1 ...
Page 31
REV. 1.0.2 LSR[3]: Receive Data Framing Error Tag • Logic framing error (default). • Logic 1 = Framing error. The receive character did not have a valid stop bit(s). This error is associated with the character available ...
Page 32
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO MSR[3]: Delta CD# Input Flag • Logic change on CD# input (default). • Logic 1 = Indicates that the CD# input has changed state since the last time it was ...
Page 33
REV. 1.0.2 AFR[0]: Concurrent Write Mode When this bit is set, the CPU can write concurrently to the same register in both UARTs. This function is intended to reduce the dual UART initialization time. It can be used by the ...
Page 34
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO EFR[3:0]: Software Flow Control Select Single character and dual sequential characters software flow control is supported. Combinations of software flow control can be selected by programming these bits. T ABLE EFR -3 EFR ...
Page 35
REV. 1.0.2 EFR[6]: Auto RTS Flow Control Enable RTS# output may be used for hardware flow control by setting EFR bit-6 to logic 1. When Auto RTS is selected, an interrupt will be generated when the receive FIFO is filled ...
Page 36
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO T 15: UART RESET CONDITIONS FOR CHANNEL A AND B ABLE REGISTERS DLM, DLL DLM = 0x00 and DLL = 0x01. Only resets to these values during a power up. They do not ...
Page 37
REV. 1.0.2 ABSOLUTE MAXIMUM RATINGS Power Supply Range Voltage at Any Pin Operating Temperature Storage Temperature Package Dissipation TYPICAL PACKAGE THERMAL RESISTANCE DATA Thermal Resistance (44-PLCC) Thermal Resistance (32-QFN) ELECTRICAL CHARACTERISTICS DC ELECTRICAL CHARACTERISTICS TA=0 70 ...
Page 38
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO AC ELECTRICAL CHARACTERISTICS -40 NLESS OTHERWISE NOTED S P YMBOL ARAMETER XTAL1 UART Crystal Oscillator ECLK External Clock T External Clock Time Period ECLK T Address Setup Time AS ...
Page 39
REV. 1.0 IGURE LOCK IMING VIH External Clock VIL F 14 IGURE ODEM NPUT UTPUT IOW # Active RTS# Change of state DTR# CD# CTS# DSR# INT IOR# RI# HIGH PERFORMANCE DUART ...
Page 40
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO F 15 IGURE ATA US EAD IMING A0-A2 Valid Address T AS CS# IOR# T RDV D0- IGURE ATA US RITE IMING A0-A2 ...
Page 41
REV. 1.0 & I IGURE ECEIVE EADY NTERRUPT RX Start D0:D7 Bit INT RXRDY# IOR# (Reading data out of RHR & I IGURE RANSMIT EADY NTERRUPT TX Start D0:D7 Bit IER[1] ISR ...
Page 42
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO F 19 & I IGURE ECEIVE EADY NTERRUPT Start Bit RX D0:D7 D0: Stop Bit INT T SSR RXRDY# First Byte is Received in RX FIFO IOR# (Reading data ...
Page 43
REV. 1.0 & I IGURE RANSMIT EADY NTERRUPT Start TX FIFO Bit Empty TX D0:D7 S (Unloading) IER[1] ISR is read enabled INT* TX FIFO fills up Data in TX FIFO TXRDY IOW# (Loading ...
Page 44
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO PACKAGE DIMENSIONS (44 PIN PLCC Note: The control dimension is the millimeter column SYMBOL ...
Page 45
REV. 1.0.2 PACKAGE DIMENSIONS (32 PIN QFN - 0.9 Note: The control dimension is in millimeter. SYMBOL HIGH PERFORMANCE DUART WITH 32-BYTE FIFO ) mm INCHES MILLIMETERS ...
Page 46
... Updated "AC electrical characteristics" table and pin description table. EXAR Corporation reserves the right to make changes to the products contained in this publication in order to improve design, performance or reliability. EXAR Corporation assumes no responsibility for the use of any circuits described herein, conveys no license under any patent or other right, and makes no representation that the circuits are free of patent infringement. Charts and schedules contained here in are only for illustration purposes and may vary depending upon a user’ ...
Page 47
REV. 1.0.2 GENERAL DESCRIPTION................................................................................................ 1 A .............................................................................................................................................. 1 PPLICATIONS F .................................................................................................................................................... 1 EATURES F 1. XR16V2652 B D IGURE LOCK IAGRAM ..................................................................................................................................................... 2 IGURE IN UT SSIGNMENT ............................................................................................................................... 2 ORDERING INFORMATION PIN DESCRIPTIONS ........................................................................................................ 3 ...
Page 48
XR16V2652 HIGH PERFORMANCE DUART WITH 32-BYTE FIFO 4.4 INTERRUPT STATUS REGISTER (ISR) - READ-ONLY .................................................................................. 25 4.4.1 INTERRUPT GENERATION: ........................................................................................................................................ 25 4.4.2 INTERRUPT CLEARING: ............................................................................................................................................. ABLE NTERRUPT OURCE AND RIORITY 4.5 FIFO CONTROL REGISTER ...