xr16l2552im Exar Corporation, xr16l2552im Datasheet - Page 28
xr16l2552im
Manufacturer Part Number
xr16l2552im
Description
Industry Smallest Package Uart With 2.25v To 5.5v Operation
Manufacturer
Exar Corporation
Datasheet
1.XR16L2552IM.pdf
(47 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
xr16l2552im-F
Manufacturer:
Exar Corporation
Quantity:
10 000
Part Number:
xr16l2552im-F
Manufacturer:
EXAR/艾科嘉
Quantity:
20 000
XR16L2552
2.25V TO 5.5V DUART WITH 16-BYTE FIFO
LCR[3]: TX and RX Parity Select
Parity or no parity can be selected via this bit. The parity bit is a simple way used in communications for data
integrity check. See
•
•
LCR[4]: TX and RX Parity Select
If the parity bit is enabled with LCR bit-3 set to a logic 1, LCR BIT-4 selects the even or odd parity format.
•
•
LCR[5]: TX and RX Parity Select
If the parity bit is enabled, LCR BIT-5 selects the forced parity format.
•
•
•
LCR[6]: Transmit Break Enable
When enabled, the Break control bit causes a break condition to be transmitted (the TX output is forced to a
“space’, logic 0, state). This condition remains, until disabled by setting LCR bit-6 to a logic 0.
•
•
LCR[7]: Baud Rate Divisors Enable
Baud rate generator divisor (DLL/DLM) enable.
•
•
The MCR register is used for controlling the serial/modem interface signals or general purpose inputs/outputs.
4.8
Logic 0 = No parity.
Logic 1 = A parity bit is generated during the transmission while the receiver checks for parity error of the
data character received.
Logic 0 = ODD Parity is generated by forcing an odd number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format (default).
Logic 1 = EVEN Parity is generated by forcing an even number of logic 1’s in the transmitted character. The
receiver must be programmed to check the same format.
LCR[5] = logic 0, parity is not forced (default).
LCR[5] = logic 1 and LCR[4] = logic 0, parity bit is forced to a logical 1 for the transmit and receive data.
LCR[5] = logic 1 and LCR[4] = logic 1, parity bit is forced to a logical 0 for the transmit and receive data.
Logic 0 = No TX break condition (default).
Logic 1 = Forces the transmitter output (TX) to a “space”, logic 0, for alerting the remote receiver of a line
break condition.
Logic 0 = Data registers are selected (default).
Logic 1 = Divisor latch registers are selected.
Modem Control Register (MCR) or General Purpose Outputs Control - Read/Write
Table 11
LCR B
for parity selection summary below.
X
0
0
1
1
IT
-5 LCR B
T
ABLE
X
0
1
0
1
IT
-4 LCR B
11: P
ARITY SELECTION
28
0
1
1
1
1
IT
-3
Force parity to mark,
P
Forced parity to
ARITY SELECTION
Even parity
Odd parity
space, “0”
No parity
“1”
xr
REV. 1.1.1