MSC8101UG/D FREESCALE [Freescale Semiconductor, Inc], MSC8101UG/D Datasheet - Page 32

• Manufacturer Part Number: MSC8101UG/D
• Description: Network Digital Signal Processor
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Signals/Connections
1-28
Purpose I/O
General-
PC24
PC23
BRG8O
CLK8
TIN3
Timer4: TOUT4
DMA: DREQ2
CLK9
DMA: DACK1
EXT2
Peripheral Controller:
Name
Dedicated I/O
Protocol
MSC8103 Network Digital Signal Processor, Rev. 11
Table 1-9.
Dedicated
Direction
I/O Data
Output
Output
Output
Input
Input
Input
Input
Input
Port C Signals (Continued)
Baud-Rate Generator 8 Output
The CPM supports up to 8 BRGs used internally by the bank-of-clocks
selection logic and/or to provide an output to one of the 8 BRG pins.
Clock 8
The CPM supports up to 10 clock input pins. The clocks are sent to the
bank-of-clocks selection logic, where they can be routed to the controllers.
Timer Input 3
A timer can have one of the following sources: another timer, system
clock, system clock divided by 16, or a timer input. The CPM supports up
to four timer inputs. The timer inputs can be captured on the rising, falling,
or both edges.
Timer 4: Timer Out 4
The timers (Timer1–4]) can output a signal on a timer output (TOUT[1–4])
when the reference value is reached. This signal can be an active-low
pulse or a toggle of the current output. The output can also be connected
internally to the input of another timer, resulting in a 32-bit timer.
DMA: Data Request 2
DACK2, DREQ2, DRACK2, and DONE2 belong to the SIU DMA controller.
DONE2 and DRACK2 are signals on the same pin and therefore cannot be
used simultaneously. There are two sets of DMA pins associated with the
PIO ports.
Clock 9
The CPM supports up to 10 clock input pins sent to the bank-of-clocks
selection logic, where they can be routed to the controllers.
DMA: Data Acknowledge 1
DACK1, DREQ1, DRACK1, and DONE1 belong to the SIU DMA controller.
DONE1 and DRACK1 are signals on the same pin and therefore cannot be
used simultaneously. There are two sets of DMA pins associated with the
PIO ports.
External Request 2
External request input line 2 asserts an internal request to the CPM
processor. The signal can be programmed as level- or edge-sensitive, and
also has programmable priority. Refer to the risc controller configuration
register (RCCR) description in the Chapter 17 of the MSC8103 Reference
Manual for programming information. There are no current microcode
applications for this request line. It is reserved for future development.
Description
Freescale Semiconductor