MSC8101UG/D FREESCALE [Freescale Semiconductor, Inc], MSC8101UG/D Datasheet - Page 34

• Manufacturer Part Number: MSC8101UG/D
• Description: Network Digital Signal Processor
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Signals/Connections
1-30
Purpose I/O
General-
PC13
PC12
SI1: L1ST4
SCC2: CTS,CLSN
FCC1:TXADDR1
UTOPIA master
FCC1: TXADDR1
UTOPIA slave
SI1: L1ST3
SCC2: CD, RENA
FCC1: RXADDR1
UTOPIA master
FCC1: RXADDR1
UTOPIA slave
Peripheral Controller:
Name
Dedicated I/O
Protocol
MSC8103 Network Digital Signal Processor, Rev. 11
Table 1-9.
Dedicated
Direction
I/O Data
Output
Output
Output
Output
Input
Input
Input
Input
Port C Signals (Continued)
Serial Interface 1: Layer 1 Strobe 4
The MSC8103 time-slot assigner supports up to four strobe outputs that
can be asserted on a bit or byte basis. The strobe outputs are useful for
interfacing to other devices that do not support the multiplexed interface or
for enabling/disabling three-state I/O buffers in a multiple-transmitter
architecture. These strobes can also generate output wave forms for such
applications as stepper-motor control.
SCC2: Clear to Send, Collision
Typically used in conjunction with RTS. The MSC8103 SCC2 transmitter
sends out a request to send data signal (RTS). The request is accepted
when CTS is returned low. CLSN is the signal used in Ethernet mode. See
also PC28.
FCC1: UTOPIA Multi-PHY Master Transmit Address Bit 1
This is master transmit address bit 1.
FCC1: UTOPIA Multi-PHY Slave Transmit Address Bit 1
This is slave transmit address bit 1.
Serial Interface 1: Layer 1 Strobe 3
The MSC8103 time-slot assigner supports up to four strobe outputs that
can be asserted on a bit or byte basis. The strobe outputs are useful for
interfacing to other devices that do not support the multiplexed interface or
for enabling/disabling three-state I/O buffers in a multiple-transmitter
architecture. These strobes can also generate output wave forms for such
applications as stepper-motor control.
SCC2: Carrier Detect, Request Enable
Typically used in conjunction with RTS supported by SCC2. The MSC8103
SCC2 transmitter requests to the receiver that it sends data by asserting
RTS low. The request is accepted when CTS is returned low.
FCC1: UTOPIA Multi-PHY Master Receive Address Bit 1
This is master receive address bit 1.
FCC1: UTOPIA Multi-PHY Slave Receive Address Bit 1
This is slave receive address bit 1.
Description
Freescale Semiconductor