TUA6041 INFINEON [Infineon Technologies AG], TUA6041 Datasheet - Page 24

• Manufacturer Part Number: TUA6041
• Description: Low Power 3-Band Digital TV / Portable Tuner IC with Digital Alignment
• Manufacturer: INFINEON [Infineon Technologies AG]

In I
CAS (Chip Address Select), while in 3-Wire mode the chip is addressed by a low active
enable signal at pin EN.
The content of the bus telegram (serial data format) is controlled by software
programming and assigned to the registers of the functional units according to the
several sub addresses. The most significant bit (MSB) of the data protocol is shifted in
first.
The clock is generated by the processor (input pin SCL/Clock), while pin SDA/Data
functions as an input or an output (open drain, external pull-up resistor) depending on
the direction of the data (write or read mode). Both inputs have schmitt-trigger circuits
with hysteresis and furthermore a low-pass characteristic, which suppress a certain
noise level on the bus lines and enhance so the noise immunity of the combi-bus.
A detailed description of the chip address organization in I
sub addresses of the data registers is given in
- and the programmable I
Format" on page
3.4.6
To drive a bipolar NPN switching transistor of an external DC/DC converter directly, a
programmable DC/DC clock generator is integrated. The clock frequency and the duty
cycle of the DC/DC clock generator can be set over the I
Table 18 "Subaddress 04H, DC-DC Converter" on Page
3.4.7
Three DACs for digital alignment with a control range up to 5 volt can be programmed in
256 steps as shown in
is required for a automatic alignment of the tuner prestage filters as illustrated in
Figure 4 "Tuner application block diagram" on Page
3.4.8
While applying the supply voltage, integrated power-on reset circuits ensure a defined
state after initial power-up. The required programming data will be set to default values.
When V
write data registers to their power-on defaults (= power-down reset). While power-on
reset is active no programming is possible.
The power-on flags (POFx) are set at power-on and when V
(typ.). They will be reset at the end of a READ operation of the status register.
By programmable stand-by control bits it’s possible to reduce the current consumption
of the IC up to 99%. In the full stand-by mode only bus interface is staying active and the
Data Sheet
2
C-bus mode four different chip addresses can be set by appropriate DC levels at pin
CC
fall below approximately 1.2 V (typ.) the power-on resets go active and tie all
DC/DC clock output
DAC
Power-on Reset, Stand-by Condition
44.
Table 19 "Subaddress 05H, DACs" on Page
2
C/3-Wire bus data format is shown in
24
chapter 5.2 "Bus Interface" on page 42
26.
2
C-mode as well as the used
2
55.
VCCx
C/3-Wire bus as shown in
Functional Description
chapter 5.3 "Bus Data
Revision 3.1, 2006-12-19
falls below appr. 1.2 V
56. This voltage
LIGHTNING
TUA 6041-2