ADV7181 AD [Analog Devices], ADV7181 Datasheet - Page 60

no-image

ADV7181

Manufacturer Part Number
ADV7181
Description
Multiformat SDTV Video Decoder
Manufacturer
AD [Analog Devices]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ADV7181
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7181B
Manufacturer:
AD
Quantity:
260
Part Number:
ADV7181B-SBTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7181BBCPCZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7181BBCPZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7181BBSTZ
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
ADV7181CBSTZ
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7181CBSTZ
Manufacturer:
ADI
Quantity:
8 000
Part Number:
ADV7181CBSTZ-REEL
Manufacturer:
Analog Devices Inc
Quantity:
10 000
Part Number:
ADV7181CWBSTZ
Manufacturer:
MSTAR
Quantity:
50
Company:
Part Number:
ADV7181CWBSTZ
Quantity:
5 000
Part Number:
ADV7181DBCPZ-RL
Manufacturer:
ADI
Quantity:
3 000
ADV7181B
REGISTER ACCESSES
The MPU can write to or read from all of the ADV7181B’s
registers, except the Subaddress register, which is write-only.
The Subaddress register determines which register the next read
or write operation accesses. All communications with the part
through the bus start with an access to the Subaddress register.
Then, a read/write operation is performed from/to the target
address, which then increments to the next address until a stop
command on the bus is performed.
REGISTER PROGRAMMING
The following sections describe each register in terms of its
configuration. The Communications register is an 8-bit, write-
only register. After the part has been accessed over the bus and a
read/write operation is selected, the subaddress is set up. The
Subaddress register determines to/from which register the
operation takes place. Table 81 lists the various operations
under the control of the Subaddress register for the control port.
Register Select (SR7–SR0)
These bits are set up to point to the required starting address.
Rev. 0 | Page 60 of 96
I
An I
and is therefore distributed over two or more I
example, HSB [11:0].
When such a parameter is changed using two or more I
operations, the parameter may hold an invalid value for the
time between the first I
being completed. In other words, the top bits of the parameter
may already hold the new value while the remaining bits of the
parameter still hold the previous value.
To avoid this problem, the I
updated bits of the parameter in local memory; all bits of the
parameter are updated together once the last register write
operation has completed.
The correct operation of the I
following:
2
C SEQUENCER
2
All I
written to in order of ascending addresses. For example, for
HSB[10:0], write to Address 0x34 first, followed by 0x35.
No other I
writes for the sequence. For example, for HSB[10:0], write
to Address 0x34 first, immediately followed by 0x35.
C sequencer is used when a parameter exceeds eight bits,
2
C registers for the parameter in question must be
2
C taking place between the two (or more) I
2
C being completed and the last I
2
C sequencer holds the already
2
C sequencer relies on the
2
C registers, for
2
C write
2
C
2
C

Related parts for ADV7181