PIC18F23K20-E/MLQTP MICROCHIP [Microchip Technology], PIC18F23K20-E/MLQTP Datasheet - Page 272

no-image

PIC18F23K20-E/MLQTP

Manufacturer Part Number
PIC18F23K20-E/MLQTP
Description
28/40/44-Pin Flash Microcontrollers with 10-Bit A/D and nanoWatt Technology
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
PIC18F2XK20/4XK20
FIGURE 20-3:
DS41303B-page 270
FIGURE 20-2:
CV
C1RSEL
FVR
CV
FVR
C2RSEL
REF
REF
C12IN0-
C12IN1-
C12IN2-
C12IN3-
C12IN0-
C12IN1-
C12IN2-
C12IN3-
C1IN+
C2IN+
C1CH<1:0>
C2CH<1:0>
0
1
0
1
MUX
MUX
COMPARATOR C1 SIMPLIFIED BLOCK DIAGRAM
COMPARATOR C2 SIMPLIFIED BLOCK DIAGRAM
C1V
C2V
C1R
C2R
0
1
2
3
0
1
REF
REF
Note 1:
0
1
MUX
0
1
2
3
2
MUX
Note 1:
MUX
2
MUX
2:
3:
4:
2:
3:
4:
C2V
C2V
When C2ON = 0, the C2 comparator will produce a ‘0’ output to the XOR Gate.
Output shown for reference only. See I/O port pin block diagram for more detail.
Q1 and Q3 are phases of the four-phase system clock (F
Q1 is held high during Sleep mode.
C1V
C1V
When C1ON = 0, the C1 comparator will produce a ‘0’ output to the XOR Gate.
Output shown for reference only. See I/O port pin block diagram for more detail.
Q1 and Q3 are phases of the four-phase system clock (F
Q1 is held high during Sleep mode.
C2SP
IN
IN
C1SP
IN
IN
-
+
-
+
Advance Information
C2
+
-
C2ON
C1
C1ON
C2POL
(1)
C1POL
(1)
Q3*RD_CM2CON0
Q3*RD_CM1CON0
Q1
Q1
NRESET
C2OUT
D
EN
Reset
D
EN
C1OUT
Q
Q
D
EN
CL
D
EN
CL
Q
Q
© 2007 Microchip Technology Inc.
OSC
RD_CM2CON0
OSC
RD_CM1CON0
C2OE
).
To PWM Logic
).
To PWM Logic
C1OE
Data Bus
Set C2IF
C2OUT pin
Data Bus
Set C1IF
C1OUT pin
To
To
(2)
(2)

Related parts for PIC18F23K20-E/MLQTP