LAN9218I_07 SMSC [SMSC Corporation], LAN9218I_07 Datasheet - Page 105

no-image

LAN9218I_07

Manufacturer Part Number
LAN9218I_07
Description
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Manufacturer
SMSC [SMSC Corporation]
Datasheet
High-Performance Single-Chip 10/100 Ethernet Controller with HP Auto-MDIX and Industrial Temperature Support
Datasheet
SMSC
5.5
LAN9218i
(IN DECIMAL)
INDEX
17
18
27
29
30
31
0
1
2
3
4
5
6
The PHY registers are not memory mapped. These registers are accessed indirectly through the MAC
via the MII_ACC and MII_DATA registers. An index must be used to access individual PHY registers.
PHY Register Indexes are shown in
Note: The NASR (Not Affected by Software Reset) designation is only applicable when bit 15 of
PHY Registers
the PHY Basic Control Register (Reset) is set.
Table 5.8 LAN9218i PHY Control and Status Register
REGISTER NAME
Basic Control Register
Basic Status Register
PHY Identifier 1
PHY Identifier 2
Auto-Negotiation Advertisement Register
Auto-Negotiation Link Partner Ability Register
Auto-Negotiation Expansion Register
Mode Control/Status Register
Special Modes Register
Special Control/Status Indications
Interrupt Source Register
Interrupt Mask Register
PHY Special Control/Status Register
PHY CONTROL AND STATUS REGISTERS
DATASHEET
Table 5.8, "LAN9218i PHY Control and Status
105
Revision 1.8 (06-06-07)
Register".

Related parts for LAN9218I_07