LPC47M182-NR SMSC [SMSC Corporation], LPC47M182-NR Datasheet - Page 119

no-image

LPC47M182-NR

Manufacturer Part Number
LPC47M182-NR
Description
ADVANCED I/O CONTROLLER WITH MOTHERBOARD GLUE LOGIC
Manufacturer
SMSC [SMSC Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
1
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
6 382
Part Number:
LPC47M182-NR
Manufacturer:
SMSC
Quantity:
20 000
Advanced I/O Controller with Motherboard GLUE Logic
Datasheet
Note 1:
7.25.2 Keyboard Data Write
7.25.3 Keyboard Data Read
7.25.4 Keyboard Command Write
7.25.5 Keyboard Status Read
7.25.6 CPU-to-Host Communication
7.25.7 Host-to-CPU Communication
SMSC LPC47M182
These registers consist of three separate 8 bit registers. Status, Data/Command Write and Data Read.
This is an 8 bit write only register. When written, the C/D status bit of the status register is cleared to zero
and the IBF bit is set.
This is an 8 bit read only register. If enabled by “ENABLE FLAGS”, when read, the KIRQ output is cleared
and the OBF flag in the status register is cleared. If not enabled, the KIRQ and/or AUXOBF1 must be
cleared in software.
This is an 8 bit write only register. When written, the C/D status bit of the status register is set to one and
the IBF bit is set.
This is an 8 bit read only register. Refer to the description of the Status Register for more information.
The LPC47M182 CPU can write to the Output Data register via register DBB. A write to this register
automatically sets Bit 0 (OBF) in the Status register. See Table 7.11.
The host system can send both commands and data to the Input Data register. The CPU differentiates
between commands and data by reading the value of Bit 3 of the Status register. When bit 3 is “1”, the
CPU interprets the register contents as a command. When bit 3 is “0”, the CPU interprets the register
contents as data. During a host write operation, bit 3 is set to “1” if SA2 = 1 or reset to “0” if SA2 = 0.
OUT DBB
8042 INSTRUCTION
ADDRESS
0x60
0x64
COMMAND
Read
Read
Write
Write
Set OBF, and, if enabled, the KIRQ output signal goes high
Table 7.11 - Host Interface Flags
Table 7.10 - I/O Address Map
DATASHEET
BLOCK
KDATA
KDATA
KDCTL
KDCTL
119
Keyboard Data Write (C/D=0)
Keyboard Data Read
Keyboard Command Write (C/D=1)
Keyboard Status Read
FLAG
FUNCTION (NOTE 1)
Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)

Related parts for LPC47M182-NR