HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 384

no-image

HD6413008F

Manufacturer Part Number
HD6413008F
Description
Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6413008F25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008F25
Manufacturer:
HITACHI/日立
Quantity:
20 000
Part Number:
HD6413008F25V
Manufacturer:
MITSUMI
Quantity:
2 949
Part Number:
HD6413008F25V
Manufacturer:
RENESAS
Quantity:
1 000
Part Number:
HD6413008F25V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Part Number:
HD6413008FBL25
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6413008FBL25
Manufacturer:
HIT
Quantity:
9 676
12. Serial Communication Interface
For Smart Card Interface (SMIF Bit in SCMR Set to 1): Indicates the status of the error signal
sent back from the receiving side during transmission. Framing errors are not detected in smart
card interface mode.
Bit 4
ERS
0
1
Note:
Bit 3—Parity Error (PER): Indicates that reception of data with parity added ended abnormally
due to a parity error in asynchronous mode.
Bit 3
PER
0
1
Notes: 1. Clearing the RE bit to 0 in SCR does not affect the PER flag, which retains its previous
Bit 2—Transmit End (TEND): The function of this bit differs for the normal serial
communication interface and for the smart card interface. Its function is switched with the SMIF
bit in SCMR.
Rev.4.00 Aug. 20, 2007 Page 340 of 638
REJ09B0395-0400
* Clearing the TE bit to 0 in SCR does not affect the ERS flag, which retains its previous
2. When a parity error occurs the SCI transfers the receive data into RDR but does not set
value.
value.
the RDRF flag. Serial receiving cannot continue while the PER flag is set to 1. In
synchronous mode, serial transmitting is also disabled.
Description
Normal reception, no error signal*
[Clearing conditions]
An error signal has been sent from the receiving side indicating detection of a
parity error
[Setting condition]
The error signal is low when sampled
Description
Receiving is in progress or has ended normally*
[Clearing conditions]
A receive parity error occurred*
[Setting condition]
The number of 1s in receive data, including the parity bit, does not match the
even or odd parity setting of O/E in SMR
The chip is reset or enters standby mode
Read ERS when ERS = 1, then write 0 in ERS
The chip is reset or enters standby mode
Read PER when PER = 1, then write 0 in PER
2
1
(Initial value)
(Initial value)

Related parts for HD6413008F