HD6413008F RENESAS [Renesas Technology Corp], HD6413008F Datasheet - Page 409

• Manufacturer Part Number: HD6413008F
• Description: Renesas 16-Bit Single-Chip Microcomputer H8 Family/H8/300H Series
• Manufacturer: RENESAS [Renesas Technology Corp]

In transmitting serial data, the SCI operates as follows:
• The SCI monitors the TDRE flag in SSR. When the TDRE flag is cleared to 0, the SCI
• After loading the data from TDR to TSR, the SCI sets the TDRE flag to 1 and starts
• The SCI checks the TDRE flag when it outputs the stop bit. If the TDRE flag is 0, the SCI
Figure 12.11 shows an example of SCI transmit operation using a multiprocessor format.
• Receiving Multiprocessor Serial Data: Figure 12.12 shows a sample flowchart for receiving
TDRE
TEND
recognizes that TDR contains new data, and loads this data from TDR into TSR.
transmitting. If the TIE bit is set to 1 in SCR, the SCI requests a transmit-data-empty interrupt
(TXI) at this time.
Serial transmit data is transmitted in the following order from the TxD pin:
⎯ Start bit: One 0 bit is output.
⎯ Transmit data: 7 or 8 bits are output, LSB first.
⎯ Multiprocessor bit: One multiprocessor bit (MPBT value) is output.
⎯ Stop bit(s): One or two 1 bits (stop bits) are output.
⎯ Mark state: Output of 1 bits continues until the start bit of the next transmit data.
loads new data from TDR into TSR, outputs the stop bit, then begins serial transmission of the
next frame. If the TDRE flag is 1, the SCI sets the TEND flag to 1 in SSR, outputs the stop bit,
then continues output of 1 bits in the mark state. If the TEIE bit is set to 1 in SCR, a transmit-
end interrupt (TEI) is requested at this time
multiprocessor serial data and indicates the procedure to follow.
1
TXI interrupt
request
Start
bit
0
TXI interrupt handler
writes data in TDR and
clears TDRE flag to 0
D0
(8-Bit Data with Multiprocessor Bit and One Stop Bit)
Figure 12.11 Example of SCI Transmit Operation
D1
1 frame
Data
D7
processor
Multi-
TXI interrupt
request
bit
0/1
Stop
bit
1
Start
bit
0
Rev.4.00 Aug. 20, 2007 Page 365 of 638
D0
12. Serial Communication Interface
D1
Data
D7
processor
Multi-
bit
0/1
REJ09B0395-0400
request
Stop
bit
TEI interrupt
1
state
Idle (mark)