HD6417616 RENESAS [Renesas Technology Corp], HD6417616 Datasheet - Page 676

no-image

HD6417616

Manufacturer Part Number
HD6417616
Description
32-Bit RISC Microcomputer SuperH™ RISC engine Family/SH7600 Series
Manufacturer
RENESAS [Renesas Technology Corp]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD6417616RFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD6417616SFV
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Section 15 Serial I/O with FIFO (SIOF)
It also contains a bit used to select LSB first or MSB first when transmitting and receiving to
match the connected codec, as well as a bit for controlling the LSB for transmitted primary data
and control data.
SIFCR is initialized to H'0000 by a reset.
Note that the TE and RE bits in SICTR must be cleared to 0 before changing the values of bits 11
to 10 and 7 to 0 (TRMD, LM, RFWM3 to RFWM0, TFWM3 to TFWM0).
Bit 15 to 12—Reserved: These bits are always read as 0. The write value should always be 0.
Bit 11—Transfer Mode (TRMD): Controls the LSB (bit 0) for transmitted primary data and
control data.
Note: If the TRMD bit is set to 1, in SICTR the TM bit (STS pin input) should be cleared to 0, the
Bit 10—LSB/MSB First Select (LM): Used to select LSB first or MSB first for transmitting and
receiving.
Note: This bit must be cleared to 0 if the TRMD bit is set to 1.
Bit 9—Receive FIFO Data Register Reset (RFRST): Invalidates the primary receive data in
SIRDR and resets it to empty status. Also initializes the RERR and RDRF bits in SISTR.
Note that SICTR is not initialized, so receiving continues if the RE bit is set to 1.
Note:
Rev. 2.00 Mar 09, 2006 page 650 of 906
REJ09B0292-0200
Bit 11: TRMD
0
1
Bit 10: LM
0
1
Bit 9: RFRST
0
1
SE bit (interval mode) set to 1, and the LM bit (transmit/receive MSB format) cleared to 0.
The sync signal output from the connected codec should be input to pins STS and SRS.
The serial clock output from the connected codec should be input to pins STCK and SRCK.
Reset status persists while this bit is set to 1. Clear this bit to 0 to cancel reset status.
Description
Value stored in SITDR is always transmitted as LSB of primary data
LSB of primary data is always transmitted as 0
However, the LSB is 1 when the primary data immediately precedes control
data
Description
MSB first for transmitting and receiving
LSB first for transmitting and receiving
Reset disabled
Reset enabled
Description
(Initial value)
(Initial value)
(Initial value)

Related parts for HD6417616