PSB7238 SIEMENS [Siemens Semiconductor Group], PSB7238 Datasheet - Page 99

no-image

PSB7238

Manufacturer Part Number
PSB7238
Description
Joint Audio Decoder-Encoder - Multimode
Manufacturer
SIEMENS [Siemens Semiconductor Group]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PSB7238-SFV1.1
Manufacturer:
RENESAS
Quantity:
18
Part Number:
PSB7238F
Manufacturer:
INFINEON
Quantity:
96
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
SIEMENS
Quantity:
5 510
Part Number:
PSB7238FV1.1/V1.2
Manufacturer:
TOS
Quantity:
5 510
Part Number:
PSB7238SFV1.1
Manufacturer:
SIE
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS
Quantity:
1 000
Part Number:
PSB7238SFV1.1
Manufacturer:
SIEMENS/西门子
Quantity:
20 000
HXA
Transmit Audio Channel 1
Value after reset: 00
EN
SLIN(1-0)
LEN(4-0)
TS(8-0)
LMOD
LBIT(4-0)
Semiconductor Group
Enable
If inactive (0), no clock is generated for this channel, and the channel is
in high impedance, must be set to 0 during configuration of transmit
audio channel 1.
Select Line
00
01
10
11
Length of channel time-slot
Channel time-slot length in bits = LEN + 1 (1, …, 32 bits).
Time-slot position
Position of first bit of time-slot from frame sync (0, …, 511).
Load Mode
0
1
Load Bits
Number of bits in aggregates of (LEN + 1) loaded into output shift
register when ready, if LMOD = 1. The number of bits loaded is equal to
(LBIT + 1)
Since the number of bits is 32 maximum, the value of the product
(LBIT + 1)
Host Transmit Access
0
1
H
Channel time-slot on DU (frame sync FSC, clock DCL or DCL/2)
Channel time-slot on DD (frame sync FSC, clock DCL or DCL/2)
Channel time-slot on SR (frame sync RFS, clock SCLK)
Channel time-slot on ST (frame sync TFS, clock SCLK)
Sample of length LEN + 1 loaded from write register into shift
register (for frame + 1) at the occurrence of frame sync.
When shift register is about to become empty
((LBIT + 1)
register (for software to be accessed via a “Buffer Empty”
interrupt status).
Channel originates from DSP
Channel originates from Host
(LEN + 1), the corresponding interrupt status is BEMP1.
(LEN + 1) shall not exceed 32.
(LEN + 1) bits shifted out), it is loaded from write
99
Read/Write
Address 2017
Register Description
Data Sheet 1998-07-01
PSB 7238
H
- 2019
H

Related parts for PSB7238