LPC2364FB100 PHILIPS [NXP Semiconductors], LPC2364FB100 Datasheet - Page 21

• Manufacturer Part Number: LPC2364FB100
• Description: Single-chip 16-bit/32-bit microcontrollers; up to 512 kB flash with ISP/IAP, Ethernet, USB 2.0, CAN, and 10-bit ADC/DAC
• Manufacturer: PHILIPS [NXP Semiconductors]

Philips Semiconductors
LPC2364_66_68_1
Preliminary data sheet
7.13.1 Features
7.14.1 Features
7.15.1 Features
7.13 10-bit DAC
7.14 UARTs
7.15 SPI serial I/O controller
The DAC allows the LPC2364/66/68 to generate a variable analog output. The maximum
output value of the DAC is V
The LPC2364/66/68 each contain four UARTs. In addition to standard transmit and
receive data lines, UART1 also provides a full modem control handshake interface.
The UARTs include a fractional baud rate generator. Standard baud rates such as 115200
can be achieved with any crystal frequency above 2 MHz.
The LPC2364/66/68 each contain one SPI controller. SPI is a full duplex serial interface
designed to handle multiple masters and slaves connected to a given bus. Only a single
master and a single slave can communicate on the interface during a given data transfer.
During a data transfer the master always sends 8 bits to 16 bits of data to the slave, and
the slave always sends 8 bits to 16 bits of data to the master.
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
•
10-bit DAC
Resistor string architecture
Buffered output
Power-down mode
Selectable output drive
16 B Receive and Transmit FIFOs.
Register locations conform to 16C550 industry standard.
Receiver FIFO trigger points at 1 B, 4 B, 8 B, and 14 B.
Built-in fractional baud rate generator covering wide range of baud rates without a
need for external crystals of particular values.
Fractional divider for baud rate control, autobaud capabilities and FIFO control
mechanism that enables software flow control implementation.
UART1 equipped with standard modem interface signals. This module also provides
full support for hardware flow control (auto-CTS/RTS)
UART3 includes an IrDA mode to support infrared communication.
Compliant with Serial Peripheral Interface (SPI) specification
Synchronous, Serial, Full Duplex Communication
Combined SPI master and slave
Maximum data bit rate of one eighth of the input clock rate
8 bits to 16 bits per transfer
Rev. 01 — 22 September 2006
i(VREF)
.
LPC2364/2366/2368
© Koninklijke Philips Electronics N.V. 2006. All rights reserved.
Fast communication chip
21 of 48