K9F1208Q0A-XXB0 Samsung semiconductor, K9F1208Q0A-XXB0 Datasheet - Page 32

no-image

K9F1208Q0A-XXB0

Manufacturer Part Number
K9F1208Q0A-XXB0
Description
512Mb/256Mb 1.8V NAND Flash Errata
Manufacturer
Samsung semiconductor
Datasheet
K9F5608U0C-VCB0,VIB0,FCB0,FIB0
K9F5608Q0C-DCB0,DIB0,HCB0,HIB0
K9F5608U0C-YCB0,YIB0,PCB0,PIB0
K9F5608U0C-DCB0,DIB0,HCB0,HIB0
RESET
READ ID
The device contains a product identification mode, initiated by writing 90h to the command register, followed by an address input of
00h. Two read cycles sequentially output the manufacture code(ECh), and the device code respectively. The command register
remains in Read ID mode until further commands are issued to it. Figure 13 shows the operation sequence.
The device offers a reset feature, executed by writing FFh to the command register. When the device is in Busy state during random
read, program or erase mode, the reset operation will abort these operations. The contents of memory cells being altered are no
longer valid, as the data will be partially programmed or erased. The command register is cleared to wait for the next command, and
the Status Register is cleared to value C0h when WP is high. Refer to table 5 for device status after reset operation. If the device is
already in reset state a new reset command will not be accepted by the command register. The R/B pin transitions to low for tRST
after the Reset command is written. Refer to Figure 14 below.
Figure 14. RESET Operation
R/B
Table5. Device Status
CLE
CE
WE
ALE
RE
I/Ox
I/Ox
Figure 13. Read ID Operation
Operation Mode
FFh
90h
Address. 1cycle
00h
K9F5616Q0C-DCB0,DIB0,HCB0,HIB0
K9F5616U0C-YCB0,YIB0,PCB0,PIB0
K9F5616U0C-DCB0,DIB0,HCB0,HIB0
After Power-up
Read 1
t
WHR1
t
AR
t
RST
t
CEA
31
t
REA
K9F5608Q0C
K9F5608U0C
K9F5616Q0C
K9F5616U0C
Maker code
Device
ECh
Waiting for next command
After Reset
FLASH MEMORY
Device code
Device
Code*
Device Code*
35h
75h
45h
55h

Related parts for K9F1208Q0A-XXB0