GS88018AT-133 ETC, GS88018AT-133 Datasheet
![no-image](/images/no-image-200.jpg)
GS88018AT-133
Related parts for GS88018AT-133
GS88018AT-133 Summary of contents
Page 1
... Functional Description Applications The GS88018/32/36AT is a 9,437,184-bit (8,388,608-bit for x32 version) high performance synchronous SRAM with a 2-bit burst address counter. Although of a type originally developed for Level 2 Cache applications supporting high performance CPUs, the device now finds application in synchronous SRAM applications, ranging from DSP main store to networking chip set support ...
Page 2
GS88018A 100-Pin TQFP Pinout 100 DDQ ...
Page 3
GS88032A 100-Pin TQFP Pinout 100 DDQ ...
Page 4
GS88036A 100-Pin TQFP Pinout 100 DDQ ...
Page 5
TQFP Pin Description Symbol Type – – – I/O DQ – – — ...
Page 6
GS88018/32/36A Block Diagram Register – LBO ADV CK ADSC ADSP Power Down ZZ Control Note: Only ...
Page 7
Mode Pin Functions Mode Name Burst Order Control Power Down Control Note: There pull-up device on the and FT pin and a pull-down device on the ZZ pin, so those input pins can be unconnected and the chip will operate ...
Page 8
Synchronous Truth Table Address Operation Used Deselect Cycle, Power Down Deselect Cycle, Power Down Deselect Cycle, Power Down Read Cycle, Begin Burst External Read Cycle, Begin Burst External Write Cycle, Begin Burst External Read Cycle, Continue Burst Read Cycle, Continue ...
Page 9
Simplified State Diagram Notes: 1. The diagram shows only supported (tested) synchronous state transitions. The diagram presumes G is tied low. 2. The upper portion of the diagram assumes active use of only the Enable (E1) and Write (B that ...
Page 10
Simplified State Diagram with G Notes: 1. The diagram shows supported (tested) synchronous state transitions plus supported transitions that depend upon the use Use of “Dummy Reads” (Read Cycles with G High) may be used to make ...
Page 11
Absolute Maximum Ratings (All voltages reference Symbol Voltage in V DDQ V Voltage on Clock Input Pin CK V I/O V Voltage on Other Input Pins IN I Input Current on Any Pin ...
Page 12
Power Supply Voltage Ranges Parameter 3.3 V Supply Voltage 2.5 V Supply Voltage 3 I/O Supply Voltage DDQ 2 I/O Supply Voltage DDQ Notes: 1. The part numbers of Industrial Temperature Range versions end the character ...
Page 13
... Junction to Ambient (at 200 lfm) Junction to Ambient (at 200 lfm) Junction to Case (TOP) Notes: 1. Junction temperature is a function of SRAM power dissipation, package thermal resistance, mounting board temperature, ambient. Temper- ature air flow, board density, and PCB thermal resistance. 2. SCMI G-38-87 3. Average thermal resistance between die and top surface, MIL SPEC-883, Method 1012.1 Rev: 1 ...
Page 14
AC Test Conditions Parameter Input high level Input low level Input slew rate Input reference level Output reference level Output load Notes: 1. Include scope and jig capacitance. 2. Test conditions as specified with output loading as shown in Fig. ...
Page 15
Rev: 1.02 9/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88018/32/36AT-250/225/200/166/150/133 15/26 © 2001, Giga Semiconductor, Inc. ...
Page 16
AC Electrical Characteristics Parameter Symbol Clock Cycle Time Clock to Output Valid Clock to Output Invalid Pipeline Clock to Output in Low-Z Setup time Hold time Clock Cycle Time Clock to Output Valid Clock to Output Invalid Flow Through Clock ...
Page 17
Write Cycle Timing Single Write ADSP ADSC ADV – 0 WR1 – Hi-Z DQ ...
Page 18
Flow Through Read Cycle Timing Single Read ADSP ADSC ADV – RD1 – ...
Page 19
Flow Through Read-Write Cycle Timing Single Read ADSP ADSC ADV – RD1 – ...
Page 20
Pipelined SCD Read Cycle Timing Single Read ADSP ADSC ADV – RD1 – Hi ...
Page 21
Pipelined SCD Read-Write Cycle Timing Single Read ADSP ADSC ADV – 0 RD1 – ...
Page 22
... During normal operation, ZZ must be pulled low, either by the user or by its internal pull down resistor. When ZZ is pulled high, the SRAM will enter a Power Sleep mode after 2 cycles. At this time, internal state of the SRAM is preserved. When ZZ returns to low, the SRAM operates normally after ZZ recovery time. ...
Page 23
TQFP Package Drawing Symbol Description Min. Nom. Max A1 Standoff 0.05 A2 Body Thickness 1.35 b Lead Width 0.20 c Lead Thickness 0.09 D Terminal Dimension 21.9 D1 Package Body 19.9 E Terminal Dimension 15.9 E1 Package Body 13.9 e ...
Page 24
... GS88036AT-133 512K x 18 GS88018AT-250I 512K x 18 GS88018AT-225I 512K x 18 GS88018AT-200I 512K x 18 GS88018AT-166I 512K x 18 GS88018AT-150I 512K x 18 GS88018AT-133I 256K x 32 GS88032AT-250I 256K x 32 GS88032AT-225I 256K x 32 GS88032AT-200I 256K x 32 GS88032AT-166I 256K x 32 GS88032AT-150I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS88018AT-150IT. ...
Page 25
... GS88036AT-133I Notes: 1. Customers requiring delivery in Tape and Reel should add the character “T” to the end of the part number. Example: GS88018AT-150IT. 2. The speed column indicates the cycle frequency (MHz) of the device in Pipeline mode and the latency (ns) in Flow Through mode. Each device is Pipeline/Flow through mode-selectable by the user ...
Page 26
... Sync SRAM Datasheet Revision History DS/DateRev. Code: Old; Types of Changes New Format or Content 88018A_r1 88018A_r1; 88018A_r1_01 88018A_r1_01; 88018A_r1_02 Rev: 1.02 9/2002 Specifications cited are subject to change without notice. For latest documentation see http://www.gsitechnology.com. GS88018/32/36AT-250/225/200/166/150/133 • Creation of new datasheet • Updated FT power numbers • ...