HYS64T128020GU Infineon, HYS64T128020GU Datasheet - Page 6
![no-image](/images/no-image-200.jpg)
HYS64T128020GU
Manufacturer Part Number
HYS64T128020GU
Description
240-Pin Unbuffered DDR2 SDRAM Modules
Manufacturer
Infineon
Datasheet
1.HYS64T128020GU.pdf
(67 pages)
1
This chapter gives an overview of the 1.8 V 240-pin Unbuffered DDR2 SDRAM Modules, 256 MByte, 512 MByte
& 1 GByte ECC and non-ECC Modules and describes its main characteristics.
1.1
•
•
•
•
Table 1
Speed Grade Indicator
Component Speed Grade
Module Speed Grade
Max. Clock Frequency @ CL = 3
Max. Clock Frequency @ CL = 4 & 5
1.2
The INFINEON HYS[64/72]Txxxx0[G/H]U module
family are low profile Unbuffered DIMM modules with
30,0 mm height based on DDR2 technology. DIMMs
are available as non-ECC modules in 32M x 64
(256MB), 64M x 64 (512MB) and 128M x 64 (1024MB)
and as ECC-modules in 64M x 72 (512MB) and 128M
x 72 (1024MB) organisation and density, intended for
mounting into 240 pin connector sockets.
Data Sheet
240-pin ECC and Non-ECC Unbuffered 8-Byte
Dual-In-Line DDR2 SDRAM Module for PC,
Workstation and Server main memory applications
One rank 32M x 64, 64M x 64, 64M x 72 and two
ranks 128M × 64 and 128M x 72 organization
JEDEC standard Double Data Rate 2 Synchronous
DRAMs (DDR2 SDRAM) with a single + 1.8 V
(± 0.1 V) power supply
256 ,512 MByte and 1GByte modules built with
512Mb DDR2 SDRAMs in 60-ball (P–TFBGA–60)
and
packages
84-ball
Overview
Features
Performance
Description
FBGA
(P–TFBGA–84)
HYS[64T[3200/6400/12802]0/72T[6400/12802]0][G/H]U–[3.7/5]–A
chipsize
6
–5
DDR2–400
PC2–3200
200
200
•
•
•
•
•
•
•
The memory array is designed with 512Mb Double
Data Rate (DDR2) Synchronous DRAMs for ECC and
Non-ECC applications. Decoupling capacitors are
mounted on the PCB board. The DIMMs feature serial
presence detect based on a serial E
using the 2-pin I
programmed with configuration data and the second
128 bytes are available to the customer.
Programmable CAS Latencies (3, 4 & 5), Burst
Length (8 & 4) and Burst Type
Auto Refresh (CBR) and Self Refresh
All inputs and outputs SSTL_1.8 compatible
OCD (Off-Chip Driver Impedance Adjustment) and
ODT (On-Die Termination)
Serial Presence Detect with E
Low Profile Modules form factor:
133.35 mm x 30,00 mm (MO-237)
Based on JEDEC standard reference card layouts
Raw Card “A”, “B” & “C”
2
C protocol. The first 128 bytes are
–-3.7
DDR2–533
PC2–4200
200
266
512 Mbit DDR2 SDRAM
09122003-GZEK-H4J6
2
PROM
Rev. 0.87, 2004-06
2
PROM device
Unit
—
—
MHz
MHz
Overview