MAX11014BGTM+ Maxim Integrated, MAX11014BGTM+ Datasheet - Page 48

• Manufacturer Part Number: MAX11014BGTM+
• Description: Special Purpose Amplifiers Auto RF MESFET Amp Drain-Current Cntrlr
• Manufacturer: Maxim Integrated
• Series: MAX11014, MAX11015r

Specifications of MAX11014BGTM+

• Rohs: yes
• Common Mode Rejection Ratio (min): 90 dB
• Operating Supply Voltage: 0.5 V to 11 V
• Supply Current: 2.8 mA
• Maximum Power Dissipation: 2162.2 mW
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Package / Case: TQFN-48
• Available Set Gain: 13.98 dB

Write to the software clear register to reset all of the
internal registers, clear the internal ALU or reset the FIFO
pointers and clear the FIFO. This register also resets the
ALARM threshold registers, ALARM flag register and the
DAC registers. Set the command byte to 74h to write to
the software clear register. See Table 22. Bits D15–D7
are don’t care. The FULLRESET bit, D6, and ARMRESET
bit, D5, provide functionality for a full reset. Write the
following sequence to perform a full reset and return all
internal register bits to their respective reset state:
•
•
Automatic RF MESFET Amplifier
Drain-Current Controllers
Table 22. SCLR (Write)
Table 23. LUTADD (Write)
48
LUTWORD7–
FULLRESET
CACHECLR
LUTWORD0
ARMRESET
Write to the software clear register once with
FULLRESET = 0 and ARMRESET = 1.
Write a second word to the software clear register
with FULLRESET = 1 and ARMRESET = 0. The full
reset takes effect after completion of the second
LUTADD7–
BIT NAME
BIT NAME
ALMSCLR
DAC2CLR
DAC1CLR
LUTADD0
FIFOCLR
______________________________________________________________________________________
X
DATA BIT
DATA BIT
D15–D7
D15–D8
D7–D0
D6
D5
D4
D3
D2
D1
D0
RESET STATE
RESET STATE
0000 0000
0000 0000
N/A
N/A
N/A
N/A
N/A
N/A
SCLR (Write)
X
0
Don’t care.
Write the following sequence to perform a full reset and return all internal
registers to their respective reset state:
Write to the software clear register once with FULLRESET = 0 and
ARMRESET = 1. Write a second word to the software clear register with
FULLRESET = 1 and ARMRESET = 0.
The full reset takes effect after completion of the second write to this
register.
After a full software reset, the internal registers return to their power-on
state, but the internal oscillator remains running (unlike at power-up).
After a full software reset, it is not necessary to set the FULLPD bit to 0
(as it is on a normal power-on reset) before attempting any other
commands. The BUSY output is set high and the ALU initializes internal
RAM before setting BUSY low.
Set to 1 to reset all ALARM threshold registers and the ALARM flag
register.
Set to 1 to force the ALU to clear the pointers and lookup value cache to
their power-up values. This forces an LUT operation and a V
calculation for the next sample, regardless of whether the sample
produces a table pointer that is different.
Set to 1 to reset the FIFO address pointers and clear the FIFO’s contents.
Set to 1 to reset the channel 2 DAC input and output registers.
Set to 1 to reset the channel 1 DAC input and output registers.
Set these 8 bits to determine the number of LUT words to be
read/written.
Set these 8 bits to determine the base address for the read/write
operation.
•
Set the ALMSCLR bit, D4, to 1 to reset all ALARM thresh-
old register bits and the ALARM flag register bits. Set the
CACHECLR bit, D3, to 1 to force the ALU to clear the
pointers and lookup value cache to their power-up val-
ues. This forces a LUT operation and a V
culation for the next sample, regardless of whether the
sample produces a table pointer that is different. Set the
FIFOCLR bit, D2, to 1, reset the FIFO address pointers,
and clear the FIFO’s contents. Set the DAC2CLR bit, D1,
to 1 to reset the channel 2 DAC input and output register
bits. Set the DAC1CLR bit, D0, to 1 to reset the channel 1
DAC input and output register bits.
write to this register.
It is recommended a FULLRESET be completed after
power-up. See Appendix: Startup Code Example for
sample startup code.
FUNCTION
FUNCTION
DAC(CODE)
DAC(CODE)
cal-