MAX11014BGTM+ Maxim Integrated, MAX11014BGTM+ Datasheet - Page 54

• Manufacturer Part Number: MAX11014BGTM+
• Description: Special Purpose Amplifiers Auto RF MESFET Amp Drain-Current Cntrlr
• Manufacturer: Maxim Integrated
• Series: MAX11014, MAX11015r

Specifications of MAX11014BGTM+

• Rohs: yes
• Common Mode Rejection Ratio (min): 90 dB
• Operating Supply Voltage: 0.5 V to 11 V
• Supply Current: 2.8 mA
• Maximum Power Dissipation: 2162.2 mW
• Maximum Operating Temperature: + 105 C
• Minimum Operating Temperature: - 40 C
• Mounting Style: SMD/SMT
• Package / Case: TQFN-48
• Available Set Gain: 13.98 dB

Write to the HVCAL_ bits in the PGA calibration control
register to short circuit the current-sense amplifier
inputs so that only the offset is apparent at the
PGAOUT_ output and ADC input.
The BUSY output goes high for a variety of reasons.
The possible causes of BUSY pulsing high include:
•
•
•
•
•
When the CONCONV bit is set in the ADC conversion
register, the BUSY output does not trigger when the
Automatic RF MESFET Amplifier
Drain-Current Controllers
Figure 23. BUSY Timing
54
(FLAG REGISTER BIT)
(FLAG REGISTER BIT)
(FLAG REGISTER BIT)
(FLAG REGISTER BIT)
The ADC is converting, but not in continuous con-
version mode
The internal ALU core is performing a power-up
initialization
The internal ALU core is performing a V
calculation
The internal ALU core is performing another function
The self-calibration routine is taking place
GATE1/2 OUTPUT
BUSY (OUTPUT)
______________________________________________________________________________________
BUSY OUTPUT
ADCBUSY
ADCBUSY
ALUBUSY
ALUBUSY
CNVST
CNVST
BUSY Output
DAC(CODE)
BUSY TIMING: EXAMPLE 2
BUSY TIMING: EXAMPLE 1
ADC is converting (for all clock modes). This prevents
the continuous ADC activity from masking other
BUSY events.
The serial interface remains available regardless of the
state of BUSY, although certain commands are not
appropriate. For example, if BUSY is high for an ADC
operation, reading the FIFO does not produce the
result for the current conversion. Also, if BUSY triggers
due to an ADC conversion, do not enter a second con-
version command until BUSY returns low, indicating the
previous conversion is complete.
See Figure 23 for a pair of BUSY timing examples. In
example 1, an externally timed ADC conversion trig-
gers the ADCBUSY bit in the flag register and forces
BUSY high. Next, a V
ALUBUSY bit in the flag register and holds BUSY high.
In example 2, the V
requested.
DAC(CODE)
DAC(CODE)
calculation triggers the
calculation is not