C8051F521-IMR Silicon Labs, C8051F521-IMR Datasheet - Page 23

• Manufacturer Part Number: C8051F521-IMR
• Description: 8-bit Microcontrollers - MCU 8KB 12ADC 125C 10Pin MCU
• Manufacturer: Silicon Labs

Specifications of C8051F521-IMR

• Product Category: 8-bit Microcontrollers - MCU
• Rohs: yes
• Core: 8051
• Data Bus Width: 8 bit
• Maximum Clock Frequency: 25 MHz
• Program Memory Size: 8 KB
• Data Ram Size: 256 B
• On-chip Adc: Yes
• Package / Case: DFN-10
• Mounting Style: SMD/SMT
• A/d Bit Size: 12 bit
• A/d Channels Available: 6
• Interface Type: SPI, UART
• Maximum Operating Temperature: + 125 C
• Minimum Operating Temperature: - 40 C
• Number Of Programmable I/os: 6
• Number Of Timers: 3
• On-chip Dac: No
• Processor Series: C8051
• Program Memory Type: Flash
• Factory Pack Quantity: 1500
• Supply Voltage - Max: 2.7 V, 5.25 V
• Supply Voltage - Min: 2 V, 2.7 V

1.6. Programmable Comparator
C8051F52x/F52xA/F53x/F53xA devices include a software-configurable voltage comparator with an input
multiplexer. The comparator offers programmable response time and hysteresis and an output that is
optionally available at the Port pins: a synchronous “latched” output (CP0). The comparator interrupt may
be generated on rising, falling, or both edges. When in IDLE or SUSPEND mode, these interrupts may be
used as a “wake-up” source for the processor. The Comparator may also be configured as a reset source.
A block diagram of the comparator is shown in Figure 1.8.
1.7. Voltage Regulator
C8051F52x/F52xA/F53x/F53xA devices include an on-chip low dropout voltage regulator (REG0). The
input to REG0 at the V
2.6 V. When enabled, the output of REG0 powers the device and drives the V
can be used to power external devices connected to V
1.8. Serial Port
The C8051F52x/F52xA/F53x/F53xA family includes a full-duplex UART with enhanced baud rate configu-
ration, and an Enhanced SPI interface. Each of the serial buses is fully implemented in hardware and
makes extensive use of the CIP-51's interrupts, thus requiring very little CPU intervention.
Port I/O
Pins
REGIN
pin can be as high as 5.25 V. The output can be selected by software to 2.1 or
Figure 1.8. Comparator Block Diagram
+
-
VDD
GND
Decision
Reset
Rev. 1.4
Tree
DD
(SYNCHRONIZER)
D
SET
CLR
.
Q
Q
D
SET
CLR
Interrupt
Q
Q
Logic
C8051F52x/F53x
DD
pin. The voltage regulator
(asynchronous output)
(synchronous output)
CP0A
CP0
23