BTS4130QGA Infineon Technologies, BTS4130QGA Datasheet
BTS4130QGA
Specifications of BTS4130QGA
BTS4130QGATR
SP000360283
Available stocks
Related parts for BTS4130QGA
BTS4130QGA Summary of contents
Page 1
...
Page 2
Overview 3 2 Block Diagram 5 3 Pin Configuration 6 3.1 Pin Assignment 6 3.2 Pin Definitions and Functions 6 3.3 Voltage and Current Definition 7 4 General Product Characteristics 8 4.1 Absolute Maximum Ratings 8 4.2 Functional Range ...
Page 3
... AEC Qualified Description The BTS4130QGA is a quad channel Smart High-Side Power Switch embedded in a PG-DSO-20-32 package, providing protective functions and diagnostics. The power transistor is built by a N-channel power MOSFET with charge pump. The device is monolithically integrated in Smart technology specially designed to drive relays as well as resistive loads in the harsh automotive environment ...
Page 4
... Overvoltage protection (including load dump) with external resistor • Reverse battery protection with external resistor V • Loss of ground and loss of • Electrostatic discharge protection (ESD) Application • All types of resistiv, inductive and capacitive loads Data Sheet protection S 4 BTS4130QGA Overview Rev. 1.0, 2008-03-18 ...
Page 5
... Block Diagram Channel 0 IN0 protection ST 0/1 Channel 1 IN1 Channel 2 IN2 protection ST 2/3 Channel 3 IN3 Figure 1 Block diagram for the BTS4130QGA Data Sheet voltage sensor internal power over supply temperature clamp for inductive load gate control driver & over current logic charge pump ...
Page 6
... Diagnostic feedback; of channel 2/3. Open drain. 9 IN3 Input channel 3; Input signal for channel 3. Activate the channel in case of logic high level Data Sheet IN0 3 ST 0/1 4 IN1 IN2 ST2/3 8 IN3 Pinout SO20 shared diag.vsd 6 BTS4130QGA Pin Configuration OUT0 17 OUT1 OUT2 14 13 OUT3 Rev. 1.0, 2008-03-18 ...
Page 7
... ST0/1 V ST0 /1 Figure 3 Voltage and current definition Data Sheet IN0 OUT0 IN1 OUT1 ST 0 IN2 OUT2 IN3 OUT3 I ST2/3 ST 2/3 GND BTS4130QGA Pin Configuration Voltage and current convention quad shared diag.vsd Rev. 1.0, 2008-03-18 ...
Page 8
... I L L(LIM) P – 1.4 TOT E – -40 150 j T – -55 150 stg ESD ESD ESD 8 BTS4130QGA Unit Conditions V – V – 20m ECU R = 16m /m, Cable L = 1µH/m, Cable see Chapter 6 V – mA – mA Only for testing mA – mA – A – 85° <150°C ...
Page 9
... SOP V – 3.2 SUV I GND – 0.9 – 3.3 I – 16 S(OFF) – 16 – 24 Symbol Limit values Min. Typ. Max. R – – 15 thJSP R – 45 – thJA 9 BTS4130QGA General Product Characteristics Unit Conditions 4.5V < 0. -40° < 0. µA = 25° 85° 150°C, ...
Page 10
... Figure 5 Turn ON/OFF (resistive) timing Data Sheet depends on the supply voltage as well as the junction temperature (V) dV/dt 10 BTS4130QGA Power Stage Rdson (mOhm) @ -40°C Rdson (mOhm) @ +25°C Rdson (mOhm) @ +150° ron.vsd t OFF t OFF t Switching times .vsd Rev. 1.0, 2008-03-18 . Figure 4 ...
Page 11
... Output clamp (OUT0 and OUT1 OUT DS(AZ Figure 7 Switching an inductance Data Sheet Figure 6 and Figure 7 for details. Nevertheless, the maximum allowed load LOGIC OUT GND peak 11 BTS4130QGA Power Stage drops below ground potential, OUT OUT Output clamp.vsd Switching an inductance.vsd Rev. 1.0, 2008-03-18 ...
Page 12
... Maximum Load Inductance During demagnetization of inductive loads, energy has to be dissipated in the BTS4130QGA. This energy can be calculated with following equation Following equation simplifies under the assumption of R The energy, which is converted into heat, is limited by the thermal design of the component. See maximum allowed inductivity ...
Page 13
... R – DS(ON) – I L(nom) 2.1 1.5 1 DS(AZ) I – L(OFF) V/dt d 0.2 ON V/dt -d 0.2 OFF t – – S OFF I DS. 13 BTS4130QGA = 25°C Unit Conditions Typ. Max. T 130 – 25° 2A 5V, IN See T 210 260 = 150° 85° – – <150°C j – – – ...
Page 14
... AZ R IN0 R IN1 ZD ESD LOGIC R IN2 R IN3 ESD GND R GND 14 BTS4130QGA Protection Mechanisms Figure 9 shows a typical V , the power transistor switches S(AZ OUT R L Overvoltage protection quad diag shared.vsd Rev. 1.0, 2008-03- ...
Page 15
... PU ST 0/1 protection diodes 2 2/3 Figure 10 Reverse polarity protection with external components 6.5 Overload Protection In case of overload, or short circuit to ground, the BTS4130QGA offers several protections mechanisms. Data Sheet V V and S(SC) max DS(AZ) Chapter 4.1, sometimes with an external resistor. VccµC R IN0 ...
Page 16
... I L(LIM) I L(SCr) ST 0/1 Figure 11 Current limitation function of the time Data Sheet I . During this time, the DMOS temperature is increasing, which affects L(LIM BTS4130QGA Protection Mechanisms I . Figure 11 shows the behavior of L(SCR current limitation with diag shared.vsd Rev. 1.0, 2008-03-18 ...
Page 17
... DS(REV S(AZ) I – – 14 L(LIM) – 9 – 5 – – I – 6.5 – L(SCR) – 6.5 – T 150 – – jSC T – 10 – BTS4130QGA Protection Mechanisms Unit Conditions 32V 2A 150° 40mA -40° 25° 150° One channel 1) Two channel parallel ° ...
Page 18
... ST 0/1/2/3 Pin BTS4130QGA status pins are an open drain, active low circuit “hard” failure mode occurs (Short circuit to GND / Over temperature or open load in OFF), the signal is permanently high, and due to a required external pull-up to the logic voltage will exhibit a logic high in the application ...
Page 19
... Figure 14 shows the typical timing diagram OUT I OL LOFF comp. GND R GND V (OL) 19 BTS4130QGA Diagnostic Mechanism recommended. For calculation OL V has to be taken into OL(OFF) I (see Chapter 5.4) and external L(OFF) is recommended voltage rises to nearly OUT that case, the ST 0/1 signal ...
Page 20
... In case of over temperature, the junction temperature reaches the thermal shutdown temperature In that case, the ST 0/1 signal is toggling between IN V OUT ST 0 JSC T JSC Figure 15 Sense signal in overtemperature condition . Data Sheet V V and . Figure 15 gives a sketch of the situation. ST01(L) ST01( Diagnostic In Overload shared toggling.vsd 20 BTS4130QGA Diagnostic Mechanism T . jSC Rev. 1.0, 2008-03-18 ...
Page 21
... ST (HIGH) V – – 0.6 ST (LOW) t – dST(ON_OL – – dST(ON_OvL) t – – 500 dST(OFF_OL) t – – 20 dST(OFF) 21 BTS4130QGA Diagnostic Mechanism Unit Conditions V – +1.6mA , ST Zener Limit voltage +1.6mA ST 2) µs – 2) µs – µs – 2) µs – Rev. 1.0, 2008-03-18 ...
Page 22
... I ESD = 25°C j Symbol Limit values Min. Typ. V – – IN(L) V 2.5 – IN(H) V – 0.2 IN(HYS – IN( IN( BTS4130QGA Input Pins Figure 16 shows the electrical equivalent Input circuitry.vsd Unit Conditions Max – 1) – V – 2) – V – µ µ See Figure 16 ...
Page 23
... IN Microcontroller (e.g. XC22xx) OUT OUT IN GND Figure 17 Application diagram with BTS4130QGA Note: This is a very simplified example of an application circuit. The function must be verified in the real application. 9.1 Further Application Information • For further information you may visit Data Sheet V DD ...
Page 24
... Green products are RoHS-Compliant (i.e Pb- free finish on leads and suitable for Pb-free soldering according to IPC/JEDEC J-STD-020). Data Sheet 7.6 10.3 0.1 0.2 24x 12.8 -0.2 24 BTS4130QGA Package Outlines 0.35 x 45˚ 1) -0.2 +0.8 0.4 ±0.3 GPS05094 Rev. 1.0, 2008-03-18 ...
Page 25
... Revision History Version Date Changes 1.0 2008-03-18 Creation of the data sheet Data Sheet 25 BTS4130QGA Revision History Rev. 1.0, 2008-03-18 ...
Page 26
... Infineon Technologies Office. Infineon Technologies components may be used in life-support devices or systems only with the express written approval of Infineon Technologies failure of such components can reasonably be expected to cause the failure of that life-support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life ...