TLE8104E Infineon Technologies, TLE8104E Datasheet - Page 16

no-image

TLE8104E

Manufacturer Part Number
TLE8104E
Description
IC SWITCH LOSIDE 4CH DSO-20
Manufacturer
Infineon Technologies
Type
Low Sider
Datasheet

Specifications of TLE8104E

Input Type
SPI
Number Of Outputs
4
On-state Resistance
320 mOhm
Current - Output / Channel
1A
Current - Peak Output
3A
Voltage - Supply
4.5 V ~ 5.5 V
Operating Temperature
-40°C ~ 150°C
Mounting Type
Surface Mount
Package / Case
DSO-20
Packages
PG-DSO-20
Thermal Class
Exposed Pad
Id Nom
4 x 1 A
Pin Count
20.0 Pins
Channels
4.0
Comment
inductive and resistive loads (e.g. injectors)
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
SP000272317
TLE8104E
TLE8104ETR

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
TLE8104E
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
TLE8104E
0
Part Number:
TLE8104ES1
Manufacturer:
INFINEON/英飞凌
Quantity:
20 000
Part Number:
TLE8104EXUMA2
0
5.5.2
The SPI of TLE8104E is daisy chain capable. In this configuration several devices are activated by the same signal
CS. The SI line of one device is connected with the SO line of another device (see
chain. The ends of the chain are connected with the output and input of the master device, SO and SI respectively.
The master device provides the master clock SCLK, which is connected to the SCLK line of each device in the
chain.
Figure 11
In the SPI block of each device, there is one shift register where one bit from SI line is shifted in each SCLK. The
bit shifted out can be seen at SO. After 8 SCLK cycles, the data transfer for one device has been finished. In single
chip configuration, the CS line must go high to make the device accept the transferred data. In daisy chain
configuration the data shifted out at device 1 has been shifted in to device 2. When using three TLE8104E devices
in daisy chain, three times 8 bits have to be shifted through the devices. After that, the CS line must go high (see
Figure
Figure 12
Electrical Characteristics: SPI Interface
V
all voltages with respect to ground, positive current flowing into pin
Pos.
5.5.1
5.5.2
5.5.3
5.5.4
5.5.5
Data Sheet
S
= 4.5 V to 5.5 V,
CLK
time
SO
12).
CS
SI
Parameter
Input Pull-down Current (SI, SCLK)
Input Pull-up Current (
SO High State Output Voltage
SO Low State Output Voltage
Serial Clock Frequency
(depending on SO load)
SCLK
Daisy Chain Capability
Daisy Chain Configuration
Data Transfer in Daisy Chain Configuration
SO
CS
SI
SO device 3
SI device 3
T
SI
j
= -40 °C to +150 °C, (unless otherwise specified)
device 1
SPI
CS
)
SO
SO device 2
SI device 2
Symbol
I
I
V
V
f
SCLK
IN(SI,SCLK)
IN(CS)
SO(H)
SO(L)
SI
16
device 2
Min.
10
-50
V
DC
SPI
S
- 0.4 –
Smart Quad Channel Powertrain Switch
Electrical and Functional Description of Blocks
Limit Values
Typ.
20
-20
SO
SO device 1
SI device 1
Max.
50
-10
0.4
5
SI
device 3
Unit
µA
µA
V
V
MHz
SPI
Figure
Conditions
V
V
I
I
SOH
SOL
11), which builds a
SI,SCLK
CS
V1.4, 2010-04-26
= 0 V
= -2.5 mA
SO
= 2 mA
TLE8104E
=
V
S

Related parts for TLE8104E