CP2201EK Silicon Laboratories Inc, CP2201EK Datasheet - Page 106
![KIT EVAL FOR CP2201 ETH CTRLR](/photos/9/9/90977/cp2201ek_sml.jpg)
CP2201EK
Manufacturer Part Number
CP2201EK
Description
KIT EVAL FOR CP2201 ETH CTRLR
Manufacturer
Silicon Laboratories Inc
Type
Controllers & Processorsr
Specifications of CP2201EK
Main Purpose
Interface, Ethernet Sensor
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
CP2200, CP2201
Primary Attributes
Temperature and Light Sensor
Secondary Attributes
Graphic User Interface
Interface Type
Ethernet
Product
Modules
Silicon Manufacturer
Silicon Labs
Silicon Core Number
CP2201
Silicon Family Name
CP220x
Kit Contents
CP2201 Evaluation Board, Power Adapter, CAT5e Ethernet Cable, CD-ROM, Quick-Start Guide
For Use With/related Products
CP2201
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Lead Free Status / RoHS Status
Lead free / RoHS Compliant, Contains lead / RoHS non-compliant
Other names
336-1316
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CP2201EK
Manufacturer:
SiliconL
Quantity:
8
CP2200/1
D
Revision 0.4 to Revision 0.41
Revision 0.41 to Revision 1.0
106
OCUMENT
Modified Figure 2, “Typical Connection Diagram (Non-Multiplexed),” on page 6 and Figure 3, “Typical
Connection Diagram (Multiplexed),” on page 7 for improved EMI emmissions and common mode stability.
Added Maximum Supply Current specification in Table 2 on page 9.
Updated the maximum XTAL1 Input Low Voltage specification from 0.8 to 0.7 V (see Table 8 on page 20).
Updated the maximum RST Input Pullup Current specification from 40 to 50 µA (see Table 13 on page 42).
Updated the Non-Multiplexed EMIF address hold time from 20 to 30 ns and the T
60 ns. Note that the T
will not be required in most applications. See Section 16 on page 96.
Added a Revision-Specific Behavior chapter. See Section 17 on page 104.
Removed text indicating that all packets on the wire can be received and buffered by the CP220x.
C
HANGE
hold
specification is unchanged from its value of 60 ns; therefore, changes to host timing
L
IST
Rev. 1.0
vd2
specification from 40 to