STEVAL-IFS006V1 STMicroelectronics, STEVAL-IFS006V1 Datasheet - Page 75
![BOARD EVAL 8BIT MICRO + TDE1708](/photos/9/19/91986/steval-ifs006v1_sml.jpg)
STEVAL-IFS006V1
Manufacturer Part Number
STEVAL-IFS006V1
Description
BOARD EVAL 8BIT MICRO + TDE1708
Manufacturer
STMicroelectronics
Datasheets
1.TDE1708DFT.pdf
(14 pages)
2.STEVAL-IFS006V1.pdf
(136 pages)
3.STEVAL-IFS006V1.pdf
(4 pages)
Specifications of STEVAL-IFS006V1
Design Resources
STEVAL-IFS006V1 Bill of Material
Sensor Type
Proximity
Interface
I²C
Voltage - Supply
6 V ~ 48 V
Embedded
Yes, MCU, 8-Bit
Utilized Ic / Part
ST7FLITEUS5, TDE1708
Processor To Be Evaluated
ST7LITEUS5
Data Bus Width
8 bit
Operating Supply Voltage
6 V to 48 V
Silicon Manufacturer
ST Micro
Silicon Core Number
TDE1708DFT
Kit Application Type
Sensing - Touch / Proximity
Application Sub Type
Proximity Switch
Kit Contents
Board
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Sensitivity
-
Sensing Range
-
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
497-6403
STEVAL-IFS006V1
STEVAL-IFS006V1
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
ST7LITEUS2, ST7LITEUS5
Table 29.
Counter register high (CNTRH)
Reset value: 0000 0000 (00h)
Counter register low (CNTRL)
This 12-bit register is read by software and cleared by hardware after a reset. The counter is
incremented continuously as soon as a counter clock is selected. To obtain the 12-bit value, software
should read the counter value in two consecutive read operations. As there is no latch, it is
recommended to read LSB first. In this case, CNTRH can be incremented between the two read
operations and to have an accurate result when f
CNTRL values close to FFh are read.
When a counter overflow occurs, the counter restarts from the value specified in the ATR register.
Reset value: 0000 0000 (00h)
Auto reload register (ATRH)
Reset value: 0000 0000 (00h)
CN7
15
15
0
7
0
Bits 15:12 Reserved, must be kept cleared.
Bits 11:0 CNTR[11:0] Counter value.
Counter clock selection
CN6
0
0
f
LTIMER
Counter clock selection
(1 ms timebase @ 8 MHz)
CN5
0
0
Reserved
OFF
f
CPU
CN4
0
0
Read/Write
Read only
Read only
timer
ATR11
= f
CN11
CN3
CPU
, special care must be taken when
ATR10
CN10
CN2
On-chip peripherals
CK1
ATR9
0
0
1
1
CN9
CN1
CK0
ATR8
CN8
CN0
0
1
0
1
8
8
0
75/136