- Components/
- Integrated Circuits (ICs)/
- Embedded - Microcontrollers/
AT32UC3A0128-ALUT
AT32UC3A0128-ALUT | |
|---|---|
| Manufacturer Part Number | AT32UC3A0128-ALUT |
| Description | IC MCU AVR32 128KB FLASH 144LQFP |
| Manufacturer | Atmel |
| Series | AVR®32 UC3 |
| AT32UC3A0128-ALUT datasheets |
|
Specifications of AT32UC3A0128-ALUT | |||
|---|---|---|---|
| Core Processor | AVR | Core Size | 32-Bit |
| Speed | 66MHz | Connectivity | EBI/EMI, Ethernet, I²C, SPI, SSC, UART/USART, USB OTG |
| Peripherals | Brown-out Detect/Reset, POR, PWM, WDT | Number Of I /o | 109 |
| Program Memory Size | 128KB (128K x 8) | Program Memory Type | FLASH |
| Ram Size | 32K x 8 | Voltage - Supply (vcc/vdd) | 1.65 V ~ 1.95 V |
| Data Converters | A/D 8x10b | Oscillator Type | Internal |
| Operating Temperature | -40°C ~ 85°C | Package / Case | 144-LQFP |
| Processor Series | AT32UC3x | Core | AVR32 |
| Data Bus Width | 32 bit | Data Ram Size | 32 KB |
| Interface Type | 2-Wire, RS-485, SPI, USART | Maximum Clock Frequency | 66 MHz |
| Number Of Programmable I/os | 69 | Number Of Timers | 3 |
| Maximum Operating Temperature | + 85 C | Mounting Style | SMD/SMT |
| 3rd Party Development Tools | EWAVR32, EWAVR32-BL, KSK-EVK1100-PL | Development Tools By Supplier | ATAVRDRAGON, ATSTK500, ATSTK600, ATAVRISP2, ATAVRONEKIT, ATEXTWIFI, ATEVK1100, ATEVK1105 |
| Minimum Operating Temperature | - 40 C | Controller Family/series | AT32UC3A |
| No. Of I/o's | 109 | Ram Memory Size | 32KB |
| Cpu Speed | 66MHz | No. Of Timers | 1 |
| Rohs Compliant | Yes | For Use With | ATEVK1105 - KIT EVAL FOR AT32UC3A0ATAVRONEKIT - KIT AVR/AVR32 DEBUGGER/PROGRMMR770-1008 - ISP 4PORT ATMEL AVR32 MCU SPIATEVK1100 - KIT DEV/EVAL FOR AVR32 AT32UC3A |
| Lead Free Status / RoHS Status | Lead free / RoHS Compliant | Eeprom Size | - |
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
452
453
454
455
456
457
458
459
460
461
462
463
464
465
466
467
468
469
470
471
472
473
474
475
476
477
478
479
480
481
482
483
484
485
486
487
488
489
490
491
492
493
494
495
496
497
498
499
500
501
502
503
504
505
506
507
508
509
510
511
512
513
514
515
516
517
518
519
520
521
522
523
524
525
526
527
528
529
530
531
532
533
534
535
536
537
538
539
540
541
542
543
544
545
546
547
548
549
550
551
552
553
554
555
556
557
558
559
560
561
562
563
564
565
566
567
568
569
570
571
572
573
574
575
576
577
578
579
580
581
582
583
584
585
586
587
588
589
590
591
592
593
594
595
596
597
598
599
600
601
602
603
604
605
606
607
608
609
610
611
612
613
614
615
616
617
618
619
620
621
622
623
624
625
626
627
628
629
630
631
632
633
634
635
636
637
638
639
640
641
642
643
644
645
646
647
648
649
650
651
652
653
654
655
656
657
658
659
660
661
662
663
664
665
666
667
668
669
670
671
672
673
674
675
676
677
678
679
680
681
682
683
684
685
686
687
688
689
690
691
692
693
694
695
696
697
698
699
700
701
702
703
704
705
706
707
708
709
710
711
712
713
714
715
716
717
718
719
720
721
722
723
724
725
726
727
728
729
730
731
732
733
734
735
736
737
738
739
740
741
742
743
744
745
746
747
748
749
750
751
752
753
754
755
756
757
758
759
760
761
762
763
764
765
766
767
768
769
770
771
772
773
774
775
776
777
778
779
780
781
782
783
784
785
786
787
788
789
790
791
792
793
794
795
796
797
798
799
800
801
802
803
804
805
806
807
808
809
810
811
812
813
814
815
816
817
818
819
820
821
822
823
824
825
826
PrevNext
41.2
Rev. J
41.2.1
PWM
1. PWM channel interrupt enabling triggers an interrupt
When enabling a PWM channel that is configured with center aligned period (CALG=1), an
interrupt is signalled.
Fix/Workaround
When using center aligned mode, enable the channel and read the status before channel
interrupt is enabled.
2. PWM counter restarts at 0x0001
The PWM counter restarts at 0x0001 and not 0x0000 as specified. Because of this the first
PWM period has one more clock cycle.
Fix/Workaround
- The first period is 0x0000, 0x0001, ..., period
- Consecutive periods are 0x0001, 0x0002, ..., period
3. PWM update period to a 0 value does not work
It is impossible to update a period equal to 0 by the using the PWM update register
(PWM_CUPD).
Fix/Workaround
Do not update the PWM_CUPD register with a value equal to 0.
41.2.2
ADC
1. Sleep Mode activation needs additional A to D conversion
If the ADC sleep mode is activated when the ADC is idle the ADC will not enter sleep mode
before after the next AD conversion.
Fix/Workaround
Activate the sleep mode in the mode register and then perform an AD conversion.
41.2.3
SPI
1. SPI Slave / PDCA transfer: no TX UNDERRUN flag
There is no TX UNDERRUN flag available, therefore in SPI slave mode, there is no way to
be informed of a character lost in transmission.
Fix/Workaround
For PDCA transfer: none.
2. SPI FDIV option does not work
Selecting clock signal using FDIV = 1 does not work as specified.
Fix/Workaround
Do not set FDIV = 1.
3. SPI Bad Serial Clock Generation on 2nd chip_select when SCBR = 1, CPOL=1 and
NCPHA=0
When multiple CS are in use, if one of the baudrate equals to 1 and one of the others doesn't
equal to 1, and CPOL=1 and CPHA=0, then an aditional pulse will be generated on SCK.
Fix/workaround
32058J–AVR32–04/11
796
Related parts for AT32UC3A0128-ALUT | |||
|---|---|---|---|
| Part Number | Description | Manufacturer | Datasheet |
 AT32UC3A0128 |
Atmel Corporation |
|
|
|
AT32UC3A0128AU |
Atmel Corporation |
|
|
 AT32UC3A0128-CTUT |
IC MCU 128KB FLASH 144TFBGA | Atmel |
|
 AT32UC3A0128-ALUR |
MCU AVR32 128K FLASH 144LQFP | Atmel |
|
|
AT32UC3A0128-CTUR |
IC MCU 128KB FLASH 144TFBGA | Atmel | |
 AT32UC3A0128AU-ALUT |
32-bit Microcontrollers - MCU 128KB Flash Audio 85Deg | Atmel | |
|
AT32UC3A0256 |
Atmel Corporation |
|
|
|
AT32UC3A0256AU |
Atmel Corporation |
|
|
|
AT32UC3A0512 |
Atmel Corporation |
|
|
|
AT32UC3A0512AU |
Atmel Corporation |
|
|
|
AT32UC3A0512-CU |
ATMEL Corporation | ||
|
AT32UC3A0512-ALUT |
IC MCU AVR32 512KB FLASH 144LQFP | Atmel |
|
|
AT32UC3A0256-ALUT |
IC MCU AVR32 256KB FLASH 144LQFP | Atmel |
|
|
AT32UC3A0256-ALUR |
MCU AVR32 256K FLASH 144LQFP | Atmel |
|
|
AT32UC3A0256-CTUT |
IC MCU 256KB FLASH 144TFBGA | Atmel |
|
