ATMEGA162-16PJ Atmel, ATMEGA162-16PJ Datasheet - Page 211

• Manufacturer Part Number: ATMEGA162-16PJ
• Description: IC MCU AVR 16K 5V 16MHZ 40-DIP
• Manufacturer: Atmel
• Series: AVR® ATmegar

Specifications of ATMEGA162-16PJ

• Core Processor: AVR
• Core Size: 8-Bit
• Speed: 16MHz
• Connectivity: EBI/EMI, SPI, UART/USART
• Peripherals: Brown-out Detect/Reset, POR, PWM, WDT
• Number Of I /o: 35
• Program Memory Size: 16KB (8K x 16)
• Program Memory Type: FLASH
• Eeprom Size: 512 x 8
• Ram Size: 1K x 8
• Voltage - Supply (vcc/vdd): 2.7 V ~ 5.5 V
• Oscillator Type: Internal
• Operating Temperature: -40°C ~ 85°C
• Package / Case: 40-DIP (0.600", 15.24mm)
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Data Converters: -

Scanning the Clock
Pins
2513K–AVR–07/09
The AVR devices have many clock options selectable by fuses. These are: Internal RC Oscilla-
tor, External Clock, (High Frequency) Crystal Oscillator, Low Frequency Crystal Oscillator, and
Ceramic Resonator.
Figure 90
The Enable signal is supported with a general Boundary-scan cell, while the Oscillator/clock out-
put is attached to an observe-only cell. In addition to the main clock, the Timer Oscillator is
scanned in the same way. The output from the internal RC Oscillator is not scanned, as this
Oscillator does not have external connections.
Figure 90. Boundary-scan Cells for Oscillators and Clock Options
Table 85
XTAL1/XTAL2 connections as well as 32 kHz Timer Oscillator.
Table 85. Scan Signals for the Oscillator
Notes:
Enable Signal
EXTCLKEN
OSCON
OSC32EN
TOSKON
From Digital Logic
1. Do not enable more than one clock source as main clock at a time.
2. Scanning an Oscillator output gives unpredictable results as there is a frequency drift between
3. The clock configuration is programmed by fuses. As a fuse is not changed run-time, the clock
summaries the scan registers for the external clock pin XTAL1, oscillators with
shows how each Oscillator with external connection is supported in the scan chain.
the Internal Oscillator and the JTAG TCK clock. If possible, scanning an external clock is
preferred.
configuration is considered fixed for a given application. The user is advised to scan the same
clock option as to be used in the final system. The enable signals are supported in the scan
chain because the system logic can disable clock options in sleep modes, thereby disconnect-
ing the Oscillator pins from the scan path if not provided. The INTCAP selection is not
supported in the scan-chain, so the boundary scan chain can not make a XTAL Oscillator
requiring internal capacitors to run unless the fuses are correctly programmed.
Previous
From
Cell
TOSCK
Scanned Clock Line
EXTCLK (XTAL1)
OSCCK
OSC32CK
ShiftDR
0
1
ClockDR
D
UpdateDR
Q
Next
Cell
To
D
G
Q
Clock Option
External Clock
External Crystal
External Ceramic Resonator
Low Freq. External Crystal
32 kHz Timer Oscillator
EXTEST
0
1
(1)(2)(3)
XTAL1/TOSC1
ENABLE
Oscillator
XTAL2/TOSC2
OUTPUT
Previous
From
Cell
ShiftDR
0
1
ATmega162/V
ClockDR
Scanned Clock
Line when Not
D
Used
FF1
0
0
0
0
Q
Next
Cell
To
To System Logic
211