MC68HC908SR12CB Freescale Semiconductor, MC68HC908SR12CB Datasheet - Page 162

no-image

MC68HC908SR12CB

Manufacturer Part Number
MC68HC908SR12CB
Description
IC MCU 12K FLASH 8MHZ 42-SDIP
Manufacturer
Freescale Semiconductor
Series
HC08r
Datasheet

Specifications of MC68HC908SR12CB

Core Processor
HC08
Core Size
8-Bit
Speed
8MHz
Connectivity
I²C, SCI
Peripherals
LVD, POR, PWM, Temp Sensor
Number Of I /o
29
Program Memory Size
12KB (12K x 8)
Program Memory Type
FLASH
Ram Size
512 x 8
Voltage - Supply (vcc/vdd)
2.7 V ~ 5.5 V
Data Converters
A/D 11x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
42-DIP (0.600", 15.24mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908SR12CB
Manufacturer:
TI/NSC
Quantity:
340
Part Number:
MC68HC908SR12CB
Manufacturer:
MOT
Quantity:
2 313
Part Number:
MC68HC908SR12CB
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68HC908SR12CB
Quantity:
1
Company:
Part Number:
MC68HC908SR12CB
Quantity:
7 840
System Integration Module (SIM)
9.8.1 SIM Break Status Register
Data Sheet
162
This code works if the H register has been pushed onto the stack in the break
service routine software. This code should be executed at the end of the break
service routine software.
HIBYTE
LOBYTE
DOLO
RETURN
EQU
EQU
If not SBSW, do RTI
BRCLR
TST
BNE
DEC
DEC
PULH
RTI
SBSW,SBSR, RETURN
LOBYTE,SP
DOLO
HIBYTE,SP
LOBYTE,SP
Note: Writing a logic 0 clears SBSW.
Address:
The SIM break status register (SBSR) contains a flag to indicate that a
break caused an exit from stop mode or wait mode.
SBSW — Break Wait Bit
SBSW can be read within the break interrupt routine. The user can
modify the return address on the stack by subtracting 1 from it. The
following code is an example.
Reset:
Read:
Write:
This status bit is set when a break interrupt causes an exit from wait
mode or stop mode. Clear SBSW by writing a logic 0 to it. Reset clears
SBSW.
1 = Stop mode or wait mode was exited by break interrupt
0 = Stop mode or wait mode was not exited by break interrupt
$FE00
Bit 7
R
Figure 9-20. SIM Break Status Register (SBSR)
System Integration Module (SIM)
R
6
;
;
;If RETURNLO is not zero,
;then just decrement low byte.
;Else deal with high byte, too.
;Point to WAIT/STOP opcode.
;Restore H register.
See if wait mode or stop mode was exited by
break.
R
R
5
MC68HC908SR12•MC68HC08SR12 — Rev. 5.0
= Reserved
R
4
R
3
Freescale Semiconductor
R
2
SBSW
Note
1
0
Bit 0
R

Related parts for MC68HC908SR12CB