ELLXT971ABC.A4-870477 Cortina Systems Inc, ELLXT971ABC.A4-870477 Datasheet - Page 9

• Manufacturer Part Number: ELLXT971ABC.A4-870477
• Description: TXRX FAST ETH COMM TEMP 64-PBGA
• Manufacturer: Cortina Systems Inc

Specifications of ELLXT971ABC.A4-870477

• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 1008-1003

LXT971A PHY
Datasheet
249414, Revision 5.2
13 September 2007
Cortina Systems
Modified SD/TP description in
Added Table note 2.
Modified
Modified
Added
Replaced second paragraph under
Added
Changed “Far-End Fault” title to
Modified first sentence under this heading.
Modified
Added paragraph after bullets under
Modified text under
Modified
Modified
Added a new
Replaced
Added
Added
Modified
Modified
Modified
Modified
Added
Added
Modified
Modified
Added
Modified
Added
Clock Requirements: Modified language under Clock Requirements heading.
Table 21 I/O Characteristics
60 to 65.
Table 8 “LXT971A Pin Types and
Section 3.2.2.1, “Increased MII Drive
Figure 26 “Recommended LXT971A-to-5 V Fiber PHY Interface
Figure 27 “ON Semiconductor Triple PECL-to-LVPECL Logic
Table 23 “I/O Characteristics – SD/TP
Table 28 “LXT971A Thermal
Table 57 “Digital Configuration Register (Address
Section 8.0, “Product Ordering
Table 4 “LXT971A Miscellaneous Signal
Table 5 “LXT971A Power Supply Signal
Figure 8 “Hardware Configuration
Table 13 “Supported JTAG
Table 14 “Device ID
Table 17 “Absolute Maximum
Table 18 “Operating
Table 20 “Digital I/O Characteristics - MII
Table 22 “I/O Characteristics - LED/CFG
Table 33 “10BASE-T Receive Timing Parameters”
Table 42 “register bit
Table 58 “Transmit Control Register (Address
Figure 25 “Recommended LXT971A-to-3.3 V Fiber PHY Interface
Section 4.3, “The Fiber
®
Section 3.7.3.4, “Fiber PMD
LXT971A Single-Port 10/100 Mbps PHY Transceiver
REFCLK: Changed values for Input Clock Duty Cycle under Min from 40 to 35 and under Max from
Register”.
Conditions”: Added Typ values to Vcc current.
Table 3 “LXT971A Network Interface Signal
Map”. (Added Table 26 information).
‘100BASE-FX Far-End
Section 3.2.1.2, “Fiber
Characteristics”.
Instructions”.
Section 3.6.7.2, “Test
Interface”.
Information”.
Ratings”.
Modes”.
Settings”.
Strength”.
Pin”.
Revision Date: 01 January 2001
Revision Date: 06 August 2002
Sublayer”.
Descriptions”.
Descriptions”.
Pins”.
Pins”.
30)”.
Fault”.
Revision 002
26)”.
Revision 001
Interface”.
Loopback”.
Translator”.
Circuitry”.
Descriptions”.
Circuitry”.
Revision History
Page 9