LFE3-150EA-7FN1156CTW Lattice, LFE3-150EA-7FN1156CTW Datasheet - Page 127

• Manufacturer Part Number: LFE3-150EA-7FN1156CTW
• Description: FPGA - Field Programmable Gate Array 149K LUTs 586 I/O 1.2V -7 Speed
• Manufacturer: Lattice

Specifications of LFE3-150EA-7FN1156CTW

• Number Of Programmable I/os: 133 to 586
• Data Ram Size: 6.85 Mbits
• Delay Time: 37 ns
• Supply Voltage (max): 1.26 V
• Supply Current: 18 mA
• Maximum Operating Temperature: + 85 C
• Minimum Operating Temperature: 0 C
• Mounting Style: SMD/SMT
• Supply Voltage (min): 1.14 V
• Package / Case: FPBGA-1156
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

www.latticesemi.com
© 2009 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand
or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
February 2009
For Further Information
A variety of technical notes for the LatticeECP3 family are available on the Lattice website at www.latticesemi.com.
For further information on interface standards refer to the following websites:
• TN1169,
• TN1176,
• TN1177,
• TN1178,
• TN1179,
• TN1180,
• TN1181,
• TN1182,
• TN1184,
• TN1189,
• JEDEC Standards (LVTTL, LVCMOS, SSTL, HSTL): www.jedec.org
• PCI: www.pcisig.com
LatticeECP3 sysCONFIG Usage Guide
LatticeECP3 SERDES/PCS Usage Guide
LatticeECP3 sysIO Usage Guide
LatticeECP3 sysCLOCK PLL/DLL Design and Usage Guide
LatticeECP3 Memory Usage Guide
LatticeECP3 High-Speed I/O Interface
Power Consumption and Management for LatticeECP3 Devices
LatticeECP3 sysDSP Usage Guide
LatticeECP3 Soft Error Detection (SED) Usage Guide
LatticeECP3 Hardware Checklist
LatticeECP3 Family Data Sheet
6-1
Supplemental Information
Preliminary Data Sheet DS1021
DS1021
Further Info_01.0