AM29LV800DB-70ED Spansion Inc., AM29LV800DB-70ED Datasheet - Page 13

• Manufacturer Part Number: AM29LV800DB-70ED
• Description: Flash Memory IC
• Manufacturer: Spansion Inc.
• Series: AM29r

Specifications of AM29LV800DB-70ED

• Memory Size: 8Mbit
• Package/case: 48-TSOP
• Supply Voltage Max: 3V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Access Time, Tacc: 70nS
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

Writing Commands/Command Sequences
To write a command or command sequence
(which includes programming data to the device
and erasing sectors of memory), the system
must drive WE# and CE# to V
V
For program operations, the BYTE# pin deter-
mines whether the device accepts program data
in bytes or words. Refer to “Word/Byte Configu-
ration” for more information.
The device features an Unlock Bypass mode to
facilitate faster programming. Once the device
enters the Unlock Bypass mode, only two write
cycles are required to program a word or byte,
instead of four. The “Word/Byte Program
Command Sequence” section has details on pro-
gramming data to the device using both stan-
dard and Unlock Bypass command sequences.
An erase operation can erase one sector, mul-
tiple sectors, or the entire device. Tables 2 and
3 indicate the address space that each sector
occupies. A “sector address” consists of the
address bits required to uniquely select a sector.
The “Command Definitions” section has details
on erasing a sector or the entire chip, or sus-
pending/resuming the erase operation.
After the system writes the autoselect command
sequence, the device enters the autoselect
mode. The system can then read autoselect
codes from the internal register (which is sepa-
rate from the memory array) on DQ7–DQ0.
Standard read cycle timings apply in this mode.
Refer to the “Autoselect Mode” and “Autoselect
Command Sequence” sections for more infor-
mation.
I
the active current specification for the write
mode. The “AC Characteristics” section contains
timing specification tables and timing diagrams
for write operations.
Program and Erase Operation Status
During an erase or program operation, the
system may check the status of the operation by
reading the status bits on DQ7–DQ0. Standard
read cycle timings and I
apply. Refer to “Write Operation Status” for
more information, and to “AC Characteristics”
for timing diagrams.
Standby Mode
When the system is not reading or writing to the
device, it can place the device in the standby
mode. In this mode, current consumption is
greatly reduced, and the outputs are placed in
January 21, 2005 Am29LV800D_00_A4_E
CC2
IH
.
in the DC Characteristics table represents
CC
read specifications
IL
, and OE# to
P R E L I M I N A R Y
Am29LV800D
the high impedance state, independent of the
OE# input.
The device enters the CMOS standby mode
when the CE# and RESET# pins are both held at
V
voltage range than V
held at V
will be in the standby mode, but the standby
current will be greater. The device requires stan-
dard access time (t
device is in either of these standby modes,
before it is ready to read data.
If the device is deselected during erasure or pro-
gramming, the device draws active current until
the operation is completed.
In the DC Characteristics table, I
represents the standby current specification.
Automatic Sleep Mode
The automatic sleep mode minimizes Flash
device energy consumption. The device auto-
matically enables this mode when addresses
remain stable for t
sleep mode is independent of the CE#, WE#,
and OE# control signals. Standard address
a c c e s s t i m i n g s p r o v i d e n e w d a t a w h e n
addresses are changed. While in sleep mode,
output data is latched and always available to
the system. I
represents the automatic sleep mode current
specification.
RESET#: Hardware Reset Pin
The RESET# pin provides a hardware method of
resetting the device to reading array data. When
the RESET# pin is driven low for at least a
period of t
nates any operation in progress, tristates all
output pins, and ignores all read/write com-
mands for the duration of the RESET# pulse.
The device also resets the internal state
machine to reading array data. The operation
that was interrupted should be reinitiated once
the device is ready to accept another command
sequence, to ensure data integrity.
Current is reduced for the duration of the
R E S ET # p u l s e . Wh e n R E S E T # i s h e l d a t
V
current (I
within V
greater.
The RESET# pin may be tied to the system reset
circuitry. A system reset would thus also reset
the Flash memory, enabling the system to read
the boot-up firmware from the Flash memory.
CC
SS
±0.3 V, the device draws CMOS standby
± 0.3 V. (Note that this is a more restricted
SS
IH
CC4
, but not within V
±0.3 V, the standby current will be
RP
, the device immediately termi-
). If RESET# is held at V
CC4
in the DC Characteristics table
CE
ACC
IH
) for read access when the
.) If CE# and RESET# are
+ 30 ns. The automatic
CC
± 0.3 V, the device
CC3
IL
and I
but not
CC4
11