AM29LV800DB-70ED Spansion Inc., AM29LV800DB-70ED Datasheet - Page 20

• Manufacturer Part Number: AM29LV800DB-70ED
• Description: Flash Memory IC
• Manufacturer: Spansion Inc.
• Series: AM29r

Specifications of AM29LV800DB-70ED

• Memory Size: 8Mbit
• Package/case: 48-TSOP
• Supply Voltage Max: 3V
• Leaded Process Compatible: Yes
• Peak Reflow Compatible (260 C): Yes
• Access Time, Tacc: 70nS
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

If DQ5 goes high during a program or erase
operation, writing the reset command returns
the device to reading array data (also applies
during Erase Suspend).
Autoselect Command Sequence
The autoselect command sequence allows the
host system to access the manufacturer and
devices codes, and determine whether or not a
sector is protected. Table 5 shows the address
and data requirements. This method is an alter-
native to that shown in Table 4, which is
intended for PROM programmers and requires
V
The autoselect command sequence is initiated
by writing two unlock cycles, followed by the
autoselect command. The device then enters
the autoselect mode, and the system may read
at any address any number of times, without
initiating another command sequence.
A read cycle at address XX00h retrieves the
manufacturer code. A read cycle at address
XX01h in word mode (or 02h in byte mode)
returns the device code. A read cycle containing
a sector address (SA) and the address 02h in
word mode (or 04h in byte mode) returns 01h if
that sector is protected, or 00h if it is unpro-
tected. Refer to Tables 2 and 3 for valid sector
addresses.
The system must write the reset command to
exit the autoselect mode and return to reading
array data.
Word/Byte Program Command Sequence
The system may program the device by word or
byte, depending on the state of the BYTE# pin.
Programming is a four-bus-cycle operation. The
program command sequence is initiated by
writing two unlock write cycles, followed by the
p ro g ra m s e t -u p c o m m an d . T h e p r o g ra m
address and data are written next, which in turn
initiate the Embedded Program algorithm. The
system is not required to provide further con-
trols or timings. The device automatically pro-
vides internally generated program pulses and
verifies the programmed cell margin. Table 5
shows the address and data requirements for
the byte program command sequence.
When the Embedded Program algorithm is com-
plete, the device then returns to reading array
data and addresses are no longer latched. The
system can determine the status of the program
operation by using DQ7, DQ6, or RY/BY#. See
18
ID
on address bit A9.
P R E L I M I N A R Y
Am29LV800D
“Write Operation Status” for information on
these status bits.
Any commands written to the device during the
Embedded Program Algorithm are ignored. Note
that a hardware reset immediately terminates
the programming operation. The program
command sequence should be reinitiated once
the device has reset to reading array data, to
ensure data integrity.
Programming is allowed in any sequence and
across sector boundaries. A bit cannot be pro-
g r a m m e d f r o m a “ 0 ” b a c k t o a “ 1 ” .
Attempting to do so may halt the operation and
set DQ5 to “1”, or cause the Data# Polling algo-
rithm to indicate the operation was successful.
However, a succeeding read will show that the
data is still “0”. Only erase operations can
convert a “0” to a “1”.
Unlock Bypass Command Sequence
The unlock bypass feature allows the system to
program bytes or words to the device faster
than using the standard program command
s e q u e n c e . T h e u n l o c k b y p a s s c o m m a n d
sequence is initiated by first writing two unlock
cycles. This is followed by a third write cycle
containing the unlock bypass command, 20h.
The device then enters the unlock bypass mode.
A two-cycle unlock bypass program command
sequence is all that is required to program in
this mode. The first cycle in this sequence con-
tains the unlock bypass program command,
A0h; the second cycle contains the program
address and data. Additional data is pro-
grammed in the same manner. This mode dis-
penses with the initial two unlock cycles
required in the standard program command
sequence, resulting in faster total programming
time. Table 5 shows the requirements for the
command sequence.
During the unlock bypass mode, only the Unlock
Bypass Program and Unlock Bypass Reset com-
mands are valid. To exit the unlock bypass
mode, the system must issue the two-cycle
unlock bypass reset command sequence. The
first cycle must contain the data 90h; the
second cycle the data 00h. Addresses are don’t
care for both cycles. The device then returns to
reading array data.
Figure 1 illustrates the algorithm for the
program operation. See the Erase/Program
Operations table in “AC Characteristics” for
parameters, and to Figure 1 for timing dia-
grams.
Am29LV800D_00_A4_E January 21, 2005