CS61880-IQZ Cirrus Logic Inc, CS61880-IQZ Datasheet - Page 19

no-image

CS61880-IQZ

Manufacturer Part Number
CS61880-IQZ
Description
IC Octal E1 Line Interface Unit
Manufacturer
Cirrus Logic Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS61880-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS61880-IQZ
Quantity:
197
Part Number:
CS61880-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
3.7 Analog RX/TX Data I/O
DS450PP3
RPOS7/RDATA7
RNEG7/BPV7
SYMBOL
SYMBOL
RRING0
RRING1
TRING0
TRING1
RCLK7
TTIP0
RTIP0
TTIP1
RTIP1
TTIP2
LQFP
LQFP
143
142
141
45
46
48
49
52
51
55
54
57
FBGA
FBGA
L10
N5
N7
M5
M7
A1
A2
A3
P5
P7
L5
L7
TYPE
TYPE
O
O
O
O
O
O
O
O
I
I
I
I
Receive Clock Output Port 7
Receive Positive Pulse/ Receive Data Output Port 7
Receive Negative Pulse/Bipolar Violation Output Port 7
Transmit Tip Output Port 0
Transmit Ring Output Port 0
These pins are the differential outputs of the transmit driver.
The driver internally matches impedances for E1 75
E1 120
CBLSEL pin is used to select the appropriate line matching
impedance only in “Hardware” mode. In host mode, the ap-
propriate line matching impedance is selected by the
Length Data Register (11h)
page 38).
NOTE: TTIP and TRING are forced to a high impedance state
Receive Tip Input Port 0
Receive Ring Input Port 0
These pins are the differential line inputs to the receiver.
The receiver uses either Internal Line Impedance or Exter-
nal Line Impedance modes to match the line impedances
for E1 75
Internal Line Impedance Mode - The receiver uses the
same external resistors to match the line impedance (Refer
to
External Line Impedance Mode - The receiver uses differ-
ent external resistors to match the line impedance (Refer to
Figure 17 on page
- In host mode, the appropriate line impedance is selected
by the
14.18 on page 38).
- In hardware mode, the CBLSEL pin selects the appropri-
ate line impedance. (Refer to
line impedance settings).
NOTE: Data and clock recovered from the signal input on
Transmit Tip Output Port 1
Transmit Ring Output Port 1
Receive Tip Input Port 1
Receive Ring Input Port 1
Transmit Tip Output Port 2
Figure 16 on page
Line Length Data Register (11h)
when the TCLK or the TXOE pin is forced “Low”.
these pins are output via RCLK, RPOS, and RNEG.
lines requiring only a 1:1.15 transformer. The
or E1 120
51).
50).
DESCRIPTION
DESCRIPTION
modes.
(See Section 14.18 on
Table 4 on page 15
(See Section
CS61880
for proper
Line
or
19

Related parts for CS61880-IQZ