CS61880-IQZ Cirrus Logic Inc, CS61880-IQZ Datasheet - Page 38

no-image

CS61880-IQZ

Manufacturer Part Number
CS61880-IQZ
Description
IC Octal E1 Line Interface Unit
Manufacturer
Cirrus Logic Inc
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CS61880-IQZ
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
Part Number:
CS61880-IQZ
Quantity:
197
Part Number:
CS61880-IQZR
Manufacturer:
Cirrus Logic Inc
Quantity:
10 000
14.17 Line Length Channel ID Register (10h)
14.18 Line Length Data Register (11h)
14.19 Output Disable Register (12h)
14.20 AIS Status Register (13h)
38
[7:3]
[2:0]
[7:5]
[3:0]
[7:0]
[7:0]
BIT
BIT
BIT
BIT
[4]
INT_EXTB
RSVD 7-3
OENB 7-0 Setting bit n of this register to “1” High-Z the TX output driver on channel n of the device.
LEN[3:0]
AISS 7-0
LLID 2-0
NAME
NAME
NAME
NAME
RSVD
The value written to the 4-LSBs of this register specifies whether the device is operating in
either E1 75
transmitted. Register bits default to 00h after power-up or reset.
This bit specifies the use of internal (Int_ExtB = 1) or external (Int_ExtB = 0) receiver line
matching. The line impedance for both the receiver and transmitter are chosen through the
LEN [3:0] bits in this register.
These bits set the line impedance for both the receiver and the transmitter path and the
desired pulse shape for a specific channel. The channel is selected with the Line Length
Channel ID register (0x10). The following table shows the available transmitter pulse
shapes.
The value written to these bits specify the LIU channel for which the Pulse Shape Configura-
tion Data (register 11h) applies. For example, writing a value of a binary 000 to the 3-LSBs
will select channel 0. The pulse shape configuration data for the channel specified in this reg-
ister are written or read through the Line Length Data Register (11h). Register bits default
to 00h after power-up or reset.
Register bits default to 00h after power-up or reset.
A “1” in bit position n indicates that the receiver has detected an AIS condition on channel n,
which generates an interrupt on the INT pin. Register bits default to 00h after power-up or
reset.
LEN [3:0]
0000
1000
or E1 120
Table 12. Transmitter Pulse Shape Selection
Operation
RESERVED (These bits must be set to 0.)
RESERVED (These bits must be set to 0.)
Mode
mode and the associated pulse shape as shown below is being
E1
E1
Description
Description
Description
Description
Line Length
75
120
Selection
2.37 V
3.0 V
Phase Samples
per UI
12
12
CS61880
DS450PP3

Related parts for CS61880-IQZ