AD5175BRMZ-10 Analog Devices Inc, AD5175BRMZ-10 Datasheet - Page 4

IC DGTL POT 1024POS 10K 10MSOP

AD5175BRMZ-10

Manufacturer Part Number
AD5175BRMZ-10
Description
IC DGTL POT 1024POS 10K 10MSOP
Manufacturer
Analog Devices Inc
Datasheet

Specifications of AD5175BRMZ-10

Taps
1024
Resistance (ohms)
10K
Number Of Circuits
1
Temperature Coefficient
35 ppm/°C Typical
Memory Type
Non-Volatile
Interface
I²C, 2-Wire Serial
Voltage - Supply
2.7 V ~ 5.5 V, ±2.5 V ~ 2.75 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
10-MSOP, Micro10™, 10-uMAX, 10-uSOP
Resistance In Ohms
10K
End To End Resistance
10kohm
Resistance Tolerance
-15% To +15%
No. Of Steps
1024
Supply Voltage Range
2.7V To 5.5V, ± 2.7V
Control Interface
I2C, Serial
No. Of Pots
Single
Memory
RoHS Compliant
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AD5175BRMZ-10
Manufacturer:
VISHAY
Quantity:
5 015
Part Number:
AD5175BRMZ-10
Manufacturer:
ADI/亚德诺
Quantity:
20 000
Part Number:
AD5175BRMZ-10-RL7
Manufacturer:
ADI/亚德诺
Quantity:
20 000
AD5175
Parameter
DYNAMIC CHARACTERISTICS
1
2
3
4
5
6
7
8
9
10
INTERFACE TIMING SPECIFICATIONS
V
Table 2.
Parameter
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
SCL
1
2
3
4
5
6
7
8
9
10
11
11A
12
13
SP
EXEC
Typical specifications represent average readings at 25°C, V
Resistor position nonlinearity error (R-INL) is the deviation from the ideal value measured between the maximum resistance and the minimum resistance wiper
positions. R-DNL measures the relative step change from ideal between successive tap positions.
The maximum current in each code is defined by I
Guaranteed by design and not subject to production test.
See Figure 8 for more details.
Resistor Terminal A and Resistor Terminal W have no limitations on polarity with respect to each other. Dual-supply operation enables ground referenced bipolar
signal adjustment.
Different from operating current; the supply current for the fuse program lasts approximately 55 ms.
Different from operating current; the supply current for the fuse read lasts approximately 500 ns.
P
All dynamic characteristics use V
DD
DISS
Bandwidth
Total Harmonic Distortion
Resistor Noise Density
3
2
4, 5
= 2.7 V to 5.5 V; all specifications T
is calculated from (I
Conditions
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
High speed mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
Standard mode
Fast mode
RESET pulse time
Fast mode
DD
× V
DD
) + (I
4, 10
DD
1
= +2.5 V, V
SS
× V
SS
).
SS
MIN
= −2.5 V.
Min
4
0.6
4.7
1.3
250
100
0
0
4.7
0.6
4
0.6
160
4.7
1.3
4
0.6
20
0
500
AW
Limit at T
Symbol
to T
= (V
DD
MAX
− 1)/R
DD
, unless otherwise noted.
= 5 V, and V
MIN
Max
100
400
3.45
0.9
1000
300
300
300
1000
300
1000
300
300
300
50
AW
, T
Test Conditions/Comments
−3 dB, R
V
R
.
MAX
A
WB
= 1 V rms, f = 1 kHz, R
= 5 kΩ, T
Rev. A | Page 4 of 20
SS
= 0 V.
AW
Unit
kHz
kHz
μs
μs
μs
μs
ns
μs
μs
μs
μs
μs
μs
μs
μs
μs
μs
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
= 5 kΩ, Terminal W, see Figure 23
A
= 25°C, f = 10 kHz
Description
Serial clock frequency
Serial clock frequency
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
and after an acknowledge bit
t
and after an acknowledge bit
t
t
Minimum RESET low time
Pulse width of the spike is suppressed
Command execute time
HIGH
HIGH
LOW
LOW
SU;DAT
SU;DAT
HD;DAT
HD;DAT
SU;STA
SU;STA,
HD;STA
HD;STA
HD;STA
BUF
BUF
SU;STO
SU;STO
RDA
RDA
FDA
FDA
RCL
RCL
RCL1
RCL1
FCL
FCL
, rise time of the SCL signal
, rise time of the SCL signal
, fall time of the SCL signal
, fall time of the SCL signal
, bus free time between a stop and a start condition
, bus free time between a stop and a start condition
, rise time of the SDA signal
, rise time of the SDA signal
, fall time of the SDA signal
, fall time of the SDA signal
, SCL low time
, SCL low time
, rise time of the SCL signal after a repeated start condition
, rise time of the SCL signal after a repeated start condition
, SCL high time
, SCL high time
, set-up time for a repeated start condition
, data setup time
, data setup time
, setup time for a stop condition
, setup time for a stop condition
, hold time (repeated) start condition
, hold time (repeated) start condition
, hold time (repeated) start condition
, data hold time
, data hold time
AW
set-up time for a repeated start condition
= 5 kΩ
Min
Typ
700
−90
13
1
Max
Unit
kHz
dB
nV/√Hz

Related parts for AD5175BRMZ-10