EPM7256AETC100-5N Altera, EPM7256AETC100-5N Datasheet - Page 52

IC MAX 7000 CPLD 256 100-TQFP

EPM7256AETC100-5N

Manufacturer Part Number
EPM7256AETC100-5N
Description
IC MAX 7000 CPLD 256 100-TQFP
Manufacturer
Altera
Series
MAX® 7000Ar
Datasheet

Specifications of EPM7256AETC100-5N

Programmable Type
In System Programmable
Delay Time Tpd(1) Max
5.5ns
Voltage Supply - Internal
3 V ~ 3.6 V
Number Of Logic Elements/blocks
16
Number Of Macrocells
256
Number Of Gates
5000
Number Of I /o
84
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Voltage
3.3V
Memory Type
EEPROM
Number Of Logic Elements/cells
16
Family Name
MAX 7000A
# Macrocells
256
Number Of Usable Gates
5000
Frequency (max)
250MHz
Propagation Delay Time
5.5ns
Number Of Logic Blocks/elements
16
# I/os (max)
84
Operating Supply Voltage (typ)
3.3V
In System Programmable
Yes
Operating Supply Voltage (min)
3V
Operating Supply Voltage (max)
3.6V
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
100
Package Type
TQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Features
-
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EPM7256AETC100-5N
Manufacturer:
ATERA
Quantity:
1 260
Part Number:
EPM7256AETC100-5N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EPM7256AETC100-5N
Manufacturer:
ALTERA
0
Part Number:
EPM7256AETC100-5N
Manufacturer:
ALTERA/阿尔特拉
Quantity:
20 000
MAX 7000A Programmable Logic Device Data Sheet
52
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
f
t
f
Symbol
PD1
PD2
SU
H
FSU
FH
CO1
CH
CL
ASU
AH
ACO1
ACH
ACL
CPPW
CNT
CNT
ACNT
ACNT
Table 29. EPM7256A External Timing Parameters
Input to non-registered
output
I/O input to non-
registered output
Global clock setup time
Global clock hold time
Global clock setup time
of fast input
Global clock hold time of
fast input
Global clock to output
delay
Global clock high time
Global clock low time
Array clock setup time
Array clock hold time
Array clock to output
delay
Array clock high time
Array clock low time
Minimum pulse width for
clear and preset
Minimum global clock
period
Maximum internal global
clock frequency
Minimum array clock
period
Maximum internal array
clock frequency
Parameter
C1 = 35 pF
(2)
C1 = 35 pF
(2)
(2)
(2)
C1 = 35 pF
(2)
(2)
C1 = 35 pF
(2)
(3)
(2)
(2),
(2)
(2),
Conditions
(4)
(4)
156.3
156.3
Min
3.0
3.7
0.0
2.5
0.0
1.0
3.0
3.0
0.8
1.9
1.0
3.0
3.0
-6
Max
6.0
6.0
3.3
6.2
6.4
6.4
Note (1)
125.0
125.0
Min
3.0
4.6
0.0
3.0
0.0
1.0
3.0
3.0
1.0
2.7
1.0
3.0
3.0
-7
Speed Grade
Max
7.5
7.5
4.2
7.8
8.0
8.0
93.5
93.5
Min
4.0
6.2
0.0
3.0
0.0
1.0
4.0
4.0
1.4
4.0
1.0
4.0
4.0
-10
Max
10.0
10.0
10.3
10.7
10.7
5.5
Altera Corporation
78.1
78.1
Min
7.4
0.0
3.0
0.0
1.0
4.0
4.0
1.6
5.1
1.0
4.0
4.0
4.0
-12
Max
12.0
12.0
12.4
12.8
12.8
6.6
MHz
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for EPM7256AETC100-5N