XA3S700A-4FGG400I Xilinx Inc, XA3S700A-4FGG400I Datasheet - Page 34

IC FPGA SPARTAN-3A 700K 400-FBGA

XA3S700A-4FGG400I

Manufacturer Part Number
XA3S700A-4FGG400I
Description
IC FPGA SPARTAN-3A 700K 400-FBGA
Manufacturer
Xilinx Inc
Series
Spartan™-3A XAr
Datasheet

Specifications of XA3S700A-4FGG400I

Number Of Logic Elements/cells
13248
Number Of Labs/clbs
1472
Total Ram Bits
368640
Number Of I /o
311
Number Of Gates
700000
Voltage - Supply
1.14 V ~ 1.26 V
Mounting Type
Surface Mount
Operating Temperature
-40°C ~ 100°C
Package / Case
400-BGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XA3S700A-4FGG400I
Manufacturer:
XILINX
Quantity:
624
Part Number:
XA3S700A-4FGG400I
Manufacturer:
Xilinx Inc
Quantity:
10 000
Part Number:
XA3S700A-4FGG400I
Manufacturer:
XILINX
0
Part Number:
XA3S700A-4FGG400I
Manufacturer:
XILINX/赛灵思
Quantity:
20 000
Table 28: Recommended Number of Simultaneously
Switching Outputs per V
(V
34
Differential Standards (Number of I/O Pairs or Channels)
LVDS_25
LVDS_33
BLVDS_25
MINI_LVDS_25
MINI_LVDS_33
LVPECL_25
LVPECL_33
RSDS_25
RSDS_33
TMDS_33
PPDS_25
PPDS_33
CCAUX
Signal Standard
(IOSTANDARD)
=3.3V)(Continued)
CCO
-GND Pair
Top, Bottom
FTG256, FGG400, FGG484
(Banks 0,2)
22
27
22
27
22
27
27
22
27
4
Package Type
Left, Right
(Banks 1,3)
4
www.xilinx.com
Table 28: Recommended Number of Simultaneously
Switching Outputs per V
(V
Notes:
1.
2.
3.
DIFF_HSTL_I
DIFF_HSTL_III
DIFF_HSTL_I_18
DIFF_HSTL_II_18
DIFF_HSTL_III_18
DIFF_SSTL18_I
DIFF_SSTL18_II
DIFF_SSTL2_I
DIFF_SSTL2_II
DIFF_SSTL3_I
DIFF_SSTL3_II
CCAUX
Not all I/O standards are supported on all I/O banks. The left and
right banks (I/O banks 1 and 3) support higher output drive
current than the top and bottom banks (I/O banks 0 and 2).
Similarly, true differential output standards, such as LVDS, RSDS,
PPDS, miniLVDS, and TMDS, are only supported in top or bottom
banks (I/O banks 0 and 2). Refer to UG331: Spartan-3
Generation FPGA User Guide for additional information.
The numbers in this table are recommendations that assume
sound board lay out practice. Test limits are the V
limits for the respective I/O standard.
If more than one signal standard is assigned to the I/Os of a given
bank, refer to XAPP689: Managing Ground Bounce in Large
FPGAs for information on how to perform weighted average SSO
calculations.
Signal Standard
(IOSTANDARD)
=3.3V)(Continued)
CCO
-GND Pair
Top, Bottom
DS681 (v1.1) February 3, 2009
FTG256, FGG400, FGG484
(Banks 0,2)
8
5
3
9
4
3
Package Type
Product Specification
IL
Left, Right
(Banks 1,3)
/V
IH
10
4
8
2
4
7
4
9
4
5
3
voltage
R

Related parts for XA3S700A-4FGG400I