A80960CF33 Intel, A80960CF33 Datasheet - Page 16

• Manufacturer Part Number: A80960CF33
• Description: IC MPU I960CF 33MHZ 168-PGA
• Manufacturer: Intel

Specifications of A80960CF33

• Processor Type: i960
• Features: CF suffix, 32-Bit with DMA, 4K Cache
• Speed: 33MHz
• Voltage: 5V
• Mounting Type: Surface Mount
• Package / Case: 168-PGA
• Family Name: 80960
• Device Core Size: 32b
• Frequency (max): 33MHz
• Instruction Set Architecture: RISC
• Supply Voltage 1 (typ): 5V
• Operating Supply Voltage (max): 5.5V
• Operating Supply Voltage (min): 4.5V
• Operating Temp Range: 0C to 100C
• Operating Temperature Classification: Commercial
• Mounting: Through Hole
• Pin Count: 168
• Package Type: CPGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Other names: 803084

80960-40, -33, -25
3.3
3.3.1
16
Figure 2. 80960CF PGA Pinout—View from Top (Pins Facing Down)
80960CF Mechanical Data
80960CF PGA Pinout
Figure 2
(i.e., pins facing down).
pin-side of the package (i.e., pins facing up).
Table 6
pin names and package location in pin order. See
page 26
10
11
12
13
14
15
16
17
1
2
3
4
5
6
7
8
9
presents the 80960CF pin names and package location in signal order.
for specifications and recommended connections.
shows the complete 80960CF PGA pinout as viewed from the top side of the component
READY
HOLDA
BLAST
WAIT
W/R
DT/R
LOCK
DEN
D25
D29
BE3
BE2
BE1
D/C
A31
A27
S
A25
S
BTERM
HOLD
BREQ
DMA
ADS
D24
D27
D31
V
V
BE0
V
V
A29
A26
A23
A22
R
R
CC
CC
CC
CC
D21
D23
D26
D28
D30
V
V
V
V
V
V
SUP
A30
A28
A24
A21
A18
Q
CC
SS
SS
SS
SS
SS
Q
Figure 3
D19
D20
D22
A20
A19
A17
P
P
D17
D18
V
V
A16
A15
N
CC
CC
N
shows the complete 80960CF PGA pinout as viewed from the
D16
V
V
V
A14
V
M
CC
SS
CC
SS
M
D15
D14
V
V
A13
A12
SS
SS
L
L
V
V
D13
V
A11
V
CC
SS
K
CC
SS
K
D12
V
V
V
V
A10
J
CC
SS
SS
CC
J
Section 4.0, “Electrical Specifications” on
D11
D10
V
V
V
A9
H
CC
SS
SS
H
V
V
V
D9
A7
A8
G
CC
SS
SS
G
V
V
V
D8
D6
A6
CC
CC
F
SS
F
V
D7
D4
D0
A4
A5
E
CC
E
NMI
NC
D5
D2
A2
A3
D
CLKMODE
D
ONCE
CLKIN
XINT4
XINT6
XINT7
V
V
V
V
V
V
V
NC
NC
D3
D1
C
CC
SS
SS
SS
SS
SS
SS
C
DREQ0
DREQ2
STEST
DACK0
V
PCLK2
PCLK1
XINT0
XINT3
XINT5
BOFF
Table 7
V
V
CCPLL
V
V
NC
NC
CC
B
CC
CC
CC
B
EOP/TC0
EOP/TC1
EOP/TC2
EOP/TC3
DREQ1
DREQ3
DACK2
DACK3
RESET
DACK1
XINT1
XINT2
FAIL
NC
NC
NC
NC
A
A
F_CA002A
presents the
Datasheet
10
11
12
13
14
15
16
17
1
2
3
4
5
6
7
8
9