PIC32MX795F512L-80I/PT Microchip Technology Inc., PIC32MX795F512L-80I/PT Datasheet - Page 123

no-image

PIC32MX795F512L-80I/PT

Manufacturer Part Number
PIC32MX795F512L-80I/PT
Description
512KB Flash, 128KB RAM, 80 MHz, USB, ENET, 2xCAN, 8 DMA
Manufacturer
Microchip Technology Inc.
Datasheet

Specifications of PIC32MX795F512L-80I/PT

A/d Inputs
16-Channel, 10-Bit
Comparators
2
Eeprom Memory
0 Bytes
Input Output
85
Interface
CAN/I2C/SPI/UART/USB
Memory Type
Flash
Number Of Bits
32
Package Type
100-pin TQFP
Programmable Memory
512K Bytes
Ram Size
128K Bytes
Speed
80 MHz
Temperature Range
–40 to +85 °C
Timers
5-16-bit
Voltage, Range
2.3-3.6 V

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
MICROCHIP
Quantity:
100
Part Number:
PIC32MX795F512L-80I/PT
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Part Number:
PIC32MX795F512L-80I/PT
0
9.0
FIGURE 9-1:
© 2010 Microchip Technology Inc.
Note 1: This data sheet summarizes the features
2: Some registers and associated bits
PREFETCH CACHE
CTRL
of the PIC32MX5XX/6XX/7XX family of
devices. It is not intended to be a
comprehensive reference source. To
complement the information in this data
sheet, refer to Section 4. “Prefetch
Cache” (DS61119) in the “PIC32 Family
Reference Manual”, which is available
from
(www.microchip.com/PIC32).
described in this section may not be
available on all devices. Refer to
Section 4.0 “Memory Organization”
this data sheet for device-specific register
and bit information.
Prefetch Ctrl
Cache Ctrl
Miss LRU
Bus Ctrl
Hit LRU
the
FSM
PREFETCH MODULE BLOCK DIAGRAM
Microchip
Tag Logic
PreFetch
Pre-Fetch
Hit Logic
Prefetch
Tag
web
PFM
site
Address
in
Encode
Cache
Line
CTRL
Prefetch cache increases performance for applications
executing out of the cacheable program Flash memory
regions by implementing instruction caching, constant
data caching and instruction prefetching.
9.1
• 16 fully associative lockable cache lines
• 16-byte cache lines
• Up to four cache lines allocated to data
• Two cache lines with address mask to hold
• Pseudo LRU replacement policy
• All cache lines are software writable
• 16-byte parallel memory fetch
• Predictive instruction prefetch
PIC32MX5XX/6XX/7XX
repeated instructions
Cache Line
Pre-Fetch
Features
PreFetch
Prefetch
RDATA
DS61156F-page 123

Related parts for PIC32MX795F512L-80I/PT