LFXP3E-4TN144C Lattice, LFXP3E-4TN144C Datasheet - Page 187

• Manufacturer Part Number: LFXP3E-4TN144C
• Description: IC FPGA 3.1KLUTS 100I/O 144-TQFP
• Manufacturer: Lattice

Specifications of LFXP3E-4TN144C

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
Pseudo Dual Port RAM (RAM_DP) – EBR-Based
The EBR blocks in the LatticeECP/EC and LatticeXP devices can be configured as Pseudo-Dual Port RAM or
RAM_DP. IPexpress allows users to generate the Verilog-HDL or VHDL along with an EDIF netlist for the memory
size as per design requirements.
IPexpress generates the memory module, as shown in Figure 9-23.
Figure 9-23. Pseudo Dual Port Memory Module Generated by IPexpress
The generated module makes use of these EBR blocks or primitives. For memory sizes smaller than an EBR block,
the module will be created in one EBR block. If the specified memory is larger than one EBR block, multiple EBR
block can be cascaded, in depth or width (as required to create these sizes).
The basic Pseudo Dual Port memory primitive for the LatticeECP/EC and LatticeXP devices is shown in Figure 9-
24.
Figure 9-24. Pseudo Dual Port RAM primitive or RAM_DP for LatticeECP/EC and LatticeXP Devices
In the Pseudo Dual Port RAM mode, the input data and address for the ports are registered at the input of the
memory array. The output data of the memory is optionally registered at the output.
The various ports and their definitions for the Single Port Memory are included in Table 9-7. The table lists the cor-
responding ports for the module generated by IPexpress and for the EBR RAM_DP primitive.
ADW[x:0]
WrAddress
WrClockEn
CS[2:0]
DI[y:0]
CLKW
WrClock
CEW
RST
WE
Reset
Data
WE
EBR based Pseudo
Dual Port Memory
RAM_DP
EBR
9-22
LatticeECP/EC and LatticeXP Devices
RdClock
RdClockEn
RdAddress
Q
ADR[x:0]
CLKR
CER
DO[y:0]
Memory Usage Guide