LFXP3E-4TN144C Lattice, LFXP3E-4TN144C Datasheet - Page 269

• Manufacturer Part Number: LFXP3E-4TN144C
• Description: IC FPGA 3.1KLUTS 100I/O 144-TQFP
• Manufacturer: Lattice

Specifications of LFXP3E-4TN144C

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
Figure 11-9. Clock Preferences in the Pre-map Preference Editor
Secondary Clock Sources and Distribution
LatticeECP/EC and LatticeXP devices support quadrant base Secondary Clocks. Figure 11-10 describes the Sec-
ondary Clock arrangement.
Figure 11-10. Secondary Clock Center Switch Box
Limitations on Secondary Clock Availability
As illustrated in Figure 11-11, three secondary clocks are shared with CLK, CE and LSR.
This routing scheme limits the secondary clocks available per quadrant base to three, which results in a maximum
of 12 available secondary clocks per device. Figure 11-11 illustrates the primary and secondary clock distribution
structure of the PFUs.
General
Routing
PCLKT7
4
Scondary Clock Trunk
Scondary Clock Trunk
QUADRANT BL
QUADRANT TR
SCLK0 SCLK1 SCLK2 SCLK3
SCLK0 SCLK1 SCLK2 SCLK3
8:1
8:1
Secondary Clocks in Center Switch Box
8:1
8:1
8:1
8:1
8:1
8:1
11-13
SCLK3 SCLK2 SCLK1 SCLK0
SCLK3 SCLK2 SCLK1 SCLK0
8:1
8:1
Scondary Clock Trunk
Scondary Clock Trunk
sysCLOCK PLL Design and Usage Guide
QUADRANT BR
QUADRANT TR
8:1
8:1
8:1
8:1
8:1
8:1
General
Routing
LatticeECP/EC and LatticeXP
General
Routing
4
4
4
PCLKT2
General
Routing