A29L800TV-70 AMIC Technology Corporation, A29L800TV-70 Datasheet
A29L800TV-70
Available stocks
Related parts for A29L800TV-70
A29L800TV-70 Summary of contents
Page 1
Preliminary Features n Single power supply operation - Full voltage range: 2.7 to 3.6 volt read and write operations for battery-powered applications n Access times: - 70/90 (max.) n Current typical active read current - 20 mA ...
Page 2
General Description The A29L800 is an 8Mbit, 3.0 volt-only Flash memory organized as 1,048,576 bytes of 8 bits or 524,288 words of 16 bits each. The 8 bits of data appear on I/O bits of data appear on I/O ~I/O ...
Page 3
Pin Configurations SOP n 1 RESET RY/BY 44 A18 A17 A10 A11 A12 A13 37 A2 A14 9 36 ...
Page 4
Block Diagram RY/BY VCC VSS RESET State WE Control BYTE Command Register CE OE VCC Detector A0-A18 Pin Descriptions A0 - A18 I/O I/O (A-1) 15 RESET PRELIMINARY (September, 2002, Version 0.2) Sector Switches Erase Voltage Generator PGM Voltage Generator ...
Page 5
Absolute Maximum Ratings* Storage Temperature Plastic Packages . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ...
Page 6
Word/Byte Configuration The BYTE pin determines whether the I/O pins I/O operate in the byte or word configuration. If the is set at logic ”1”, the device is in word configuration, I/O I/O are active and controlled ...
Page 7
Output Disable Mode When the OE input output from the device is IH disabled. The output pins are placed in the high impedance state. RESET : Hardware Reset Pin The RESET pin provides a hardware method ...
Page 8
Table 2. A29L800 Top Boot Block Sector Address Table Sector A18 A17 A16 SA0 SA1 SA2 SA3 SA4 SA5 SA6 0 1 ...
Page 9
Table 3. A29L800 Bottom Boot Block Sector Address Table Sector A18 A17 A16 SA0 SA1 SA2 SA3 SA4 SA5 SA6 0 0 ...
Page 10
Autoselect Mode The autoselect mode provides manufacturer and device identification, and sector protection verification, through identifier codes output on I/O - I/O . This mode is primarily 7 0 intended for programming equipment to automatically match a device to be ...
Page 11
Sector Protection/Unprotection The hardware sector protection feature disables both program and erase operations in any sector. The hardware sector unprotection feature re-enables both program and erase operations in previously protected sectors possible to determine whether a sector is ...
Page 12
START PLSCNT=1 RESET=V ID Wait Temporary Sector First Write Unprotect Mode Cycle=60h? Yes Set up sector address Sector Protect Write 60h to sector address with A6=0, A1=1, A0=0 Wait 150 us Verify Sector Protect: Write 40h to ...
Page 13
Command Definitions Writing specific address and data commands or sequences into the command register initiates device operations. The Command Definitions table defines the valid register command sequences. Writing incorrect address and data values or writing them in the improper sequence ...
Page 14
START Write Program Command Sequence Data Poll from System Embedded Program algorithm in progress Verify Data ? Increment Address Last Address ? Programming Completed Note : See the appropriate Command Definitions table for program command sequence. Figure 3. Program Operation ...
Page 15
Sector Erase command is written. If the time between additional sector erase commands can be assumed to be less than 50 s, the system need not monitor I/O . Any command other than Sector ...
Page 16
Command Sequence (Note 1) Read (Note 6) 1 Reset (Note 7) 1 Word Manufacturer ID 4 Byte Word Device ID, 4 Byte Top Boot Block Word Device ID, 4 Bottom Boot Block Byte Word Continuation ID 4 Byte Word Sector ...
Page 17
Note: 1. See Table 1 for description of bus operations. 2. All values are in hexadecimal. 3. Except when reading array or autoselect data, all bus cycles are write operation. 4. Data bits I/O ~I/O are don’t care for unlock ...
Page 18
Write Operation Status Several bits, I/O , I/O , I/O , I the A29L800 to determine the status of a write operation. Table 6 and the following subsections describe the functions of these ...
Page 19
BY : Read/ Busy RY/ The RY dedicated, open-drain output pin that indicates whether an Embedded algorithm is in progress or complete. The RY/ BY status is valid after the rising edge of the final WE pulse ...
Page 20
I/O : Exceeded Timing Limits 5 I/O indicates whether the program or erase time has 5 exceeded a specified internal pulse count limit. Under these conditions I/O produces a "1." This is a failure condition 5 that indicates the program ...
Page 21
Operation Standard Embedded Program Algorithm Mode Embedded Erase Algorithm Erase Reading within Erase Suspend Suspended Sector Mode Reading within Non-Erase Suspended Sector Erase-Suspend-Program Notes: 1. I/O and I/O require a valid address when reading status information. Refer to the appropriate ...
Page 22
DC Characteristics CMOS Compatible ( - + Parameter Parameter Description Symbol I Input Load Current Input Load Current LIT I Output Leakage Current LO VCC Active Read ...
Page 23
DC Characteristics (continued) Zero Power Flash 500 1000 Note: Addresses are switching at 1MHz I Current vs. Time (Showing Active and Automatic Sleep Currents) CC1 Note ...
Page 24
AC Characteristics Read Only Operations ( - + Parameter Symbols JEDEC Std Read Cycle Time (Note AVAV RC Address to Output Delay t t AVQV ACC Chip ...
Page 25
AC Characteristics Hardware Reset ( RESET ) ( - + Parameter JEDEC Std RESET Pin Low (During Embedded t READY Algorithms) to Read or Write (See Note) RESET Pin Low ...
Page 26
Temporary Sector Unprotect (T A Parameter JEDEC Std t V Rise and Fall Time (See Note) VIDR ID RESET Setup Time for Temporary Sector t RSP Unprotect Note: Not 100% tested. Temporary Sector Unprotect Timing Diagram 12V ...
Page 27
AC Characteristics Word/Byte Configuration ( BYTE ) (T Parameter JEDEC Std t t ELFL/ ELFH CE BYTE to BYTE Switching Low to Output High-Z t FLQZ BYTE Switching High to Output Active t HQV BYTE Timings for Read Operations CE ...
Page 28
AC Characteristics Erase and Program Operations (T A Parameter JEDEC Std t t Write Cycle Time (Note 1) AVAV Address Setup Time AVWL Address Hold Time WLAX Data Setup Time DVWH ...
Page 29
Timing Waveforms for Program Operation Program Command Sequence (last two cycles Addresses 555h Data RY/BY t VCS VCC Note : program addrss program data, Dout is the true ...
Page 30
Timing Waveforms for Chip/Sector Erase Operation Erase Command Sequence (last two cycles Addresses 2AAh Data RY/BY t VCS VCC Note : Sector Address (for Sector Erase Valid Address ...
Page 31
Timing Waveforms for Data Polling (During Embedded Algorithms Addresses VA t ACC OEH WE I/O 7 I/O - I/O High BUSY RY/BY Note : VA = Valid Address. ...
Page 32
Timing Waveforms for Toggle Bit (During Embedded Algorithms Addresses VA t ACC OEH WE I/O , I/O High BUSY RY/BY Note Valid Address; not required for ...
Page 33
Timing Waveforms for Sector Protect/Unprotect RESET SA, A6, A1, A0 Sector Protect/Unprotect 60h Data 1us Note : For sector protect, A6=0, A1=1, A0=0. For sector unprotect, A6=1, A1=1, A0=0 PRELIMINARY (September, 2002, Version ...
Page 34
Timing Waveforms for I/O vs. I/O 2 Enter Erase Embedded Suspend Erasing WE Erase Erase Suspend I/O 6 I/O 2 I/O and I/O toggle with OE and Note : Both I/O and I/O toggle with OE or ...
Page 35
Timing Waveforms for Alternate CE Controlled Write Operation 555 for program 2AA for erase Addresses Data for program 55 for erase RESET RY/BY Note : 1. ...
Page 36
Latch-up Characteristics Input Voltage with respect to VSS on all I/O pins VCC Current Input voltage with respect to VSS on all pins except I/O pins (including A9, OE and RESET ) Includes all pins except VCC. Test conditions: VCC ...
Page 37
Test Conditions Test Specifications Test Condition Output Load Output Load Capacitance, C (including jig capacitance) L Input Rise and Fall Times Input Pulse Levels Input timing measurement reference levels Output timing measurement reference levels Test Setup Device Under Test PRELIMINARY ...
Page 38
... Ordering Information Top Boot Sector Flash Part No. Access Time (ns) A29L800TM-70 A29L800TV-70 70 A29L800TG-70 A29L800TM-90 A29L800TV-90 A29L800TV-90U 90 A29L800TG-90 A29L800TG-90U Bottom Boot Sector Flash Part No. Access Time (ns) A29L800UM-70 A29L800UV-70 70 A29L800UG-70 A29L800UM-90 A29L800UV-90 A29L800UV-90U 90 A29L800UG-90 A29L800UG-90U PRELIMINARY (September, 2002, Version 0.2) Active Read Program/Erase Current Current Typ ...
Page 39
Package Information SOP 44L Outline Dimensions Seating Plane Symbol Notes: 1. The maximum value of dimension D includes ...
Page 40
Package Information TSOP 48L (Type I) Outline Dimensions 1 24 Detail "A" Symbol Notes: 1. The maximum value of dimension D includes end flash. 2. ...
Page 41
Package Information 48LD CSP ( mm) Outline Dimensions (48TFBGA Ball*A1 CORNER C 0.10 C PRELIMINARY (September, 2002, Version 0.2) TOP VIEW BOTTOM VIEW b ...