ATxmega256A3B Atmel Corporation, ATxmega256A3B Datasheet - Page 311

no-image

ATxmega256A3B

Manufacturer Part Number
ATxmega256A3B
Description
Manufacturer
Atmel Corporation
Datasheets

Specifications of ATxmega256A3B

Flash (kbytes)
256 Kbytes
Pin Count
64
Max. Operating Frequency
32 MHz
Cpu
8-bit AVR
# Of Touch Channels
16
Hardware Qtouch Acquisition
No
Max I/o Pins
47
Ext Interrupts
49
Usb Speed
No
Usb Interface
No
Spi
8
Twi (i2c)
2
Uart
6
Graphic Lcd
No
Video Decoder
No
Camera Interface
No
Adc Channels
16
Adc Resolution (bits)
12
Adc Speed (ksps)
2000
Analog Comparators
4
Resistive Touch Screen
No
Dac Channels
2
Dac Resolution (bits)
12
Temp. Sensor
Yes
Crypto Engine
AES/DES
Sram (kbytes)
16
Eeprom (bytes)
4096
Self Program Memory
YES
Dram Memory
No
Nand Interface
No
Picopower
Yes
Temp. Range (deg C)
-40 to 85
I/o Supply Class
1.6 to 3.6
Operating Voltage (vcc)
1.6 to 3.6
Fpu
No
Mpu / Mmu
no / no
Timers
7
Output Compare Channels
22
Input Capture Channels
22
Pwm Channels
22
32khz Rtc
Yes
Calibrated Rc Oscillator
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATxmega256A3B-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3B-AUR
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3B-MH
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATxmega256A3BU-AU
Manufacturer:
ST
Quantity:
12 000
Part Number:
ATxmega256A3BU-AU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATxmega256A3BU-MH
Manufacturer:
AAT
Quantity:
400
8077H–AVR–12/09
• Bit 7 - Reserved
This bit is unused and reserved for future use. For compatibility with future devices, always write
this bit to zero when this register is written.
• Bits 6:3 - MUXPOS[3:0]: MUX selection on Positive ADC input
These bits define the MUX selection for the positive ADC input.
Table 25-12 on page 311
Table 25-11. ADC MUXPOS Configuration when INPUTMODE[1:0] = 00 (Internal) is used
Table 25-12. ADC MUXPOS Configuration when INPUTMODE[1:0] = 01 (Single-ended),
For devices with more then 8 inputs into an ADC multiplexer, the MUXPOS3 bit is used to select
ADC channels 8 (ADC8) and above.
• Bits 2 - Reserved
This bit is unused and reserved for future use. For compatibility with future devices, always write
this bit to zero when this register is written.
• Bits 1:0 - MUXNEG[1:0]: MUX selection on Negative ADC input
These bits define the MUX selection for the negative ADC input when differential measurements
are done. For internal or single-ended measurements, these bits are not in use.
Table 25-13 on page 312 andTable 25-14 on page 312
MUXPOS[2:0]
MUXPOS[2:0]
000
001
010
011
100
101
110
111
000
001
010
011
100
101
110
111
INPUTMODE[1:0] = 10 (Differential) or INPUTPMODE[1:0] = 1 (Differential with
gain) is used.
shows the possible input selection for the different input modes.
Group Configuration
Group Configuration
SCALEDVCC
BANDGAP
TEMP
PIN0
PIN1
PIN2
PIN3
PIN4
PIN5
PIN6
PIN7
DAC
shows the possible input sections.
Temperature Reference.
Bandgap voltage
1/10 scaled V
Table 25-11 on page 311
Analog input
Analog input
DAC output
Reserved
Reserved
Reserved
Reserved
ADC0 pin
ADC1 pin
ADC2 pin
ADC3 pin
ADC4 pin
ADC5 pin
ADC6 pin
ADC7 pin
XMEGA A
CC
and
311

Related parts for ATxmega256A3B