ST92F150CV1 STMicroelectronics, ST92F150CV1 Datasheet - Page 116

no-image

ST92F150CV1

Manufacturer Part Number
ST92F150CV1
Description
8-bit MCU
Manufacturer
STMicroelectronics
Datasheet

Specifications of ST92F150CV1

Internal Memory
Single Voltage FLASH up to 256 Kbytes, RAM up to 8Kbytes, 1K byte E3 (Emulated EEPROM)
Minimum Instruction Time
83 ns (24 MHz int. clock)

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ST92F150CV1QB
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
ST92F150CV1QB
Manufacturer:
ST
0
Part Number:
ST92F150CV1QBTR
Manufacturer:
ST
0
Part Number:
ST92F150CV1QBTRE
Manufacturer:
ST
0
Part Number:
ST92F150CV1T3
Manufacturer:
ST
0
Part Number:
ST92F150CV1T3
Manufacturer:
ST
Quantity:
20 000
ST92F124/F150/F250 - INTERRUPTS
WAKE-UP / INTERRUPT LINES MANAGEMENT UNIT (Cont’d)
5.12.3.4 NMI Pin Management
On the CPU side, if TLTEV=1 (Top Level Trigger
Event, bit 3 of register R246, page 0) then a rising
edge on the NMI pin will set the TLIP bit (Top Level
Interrupt Pending bit, R230.6). At this point an in-
terrupt request to the CPU is given either if TL-
NM=1 (Top Level Not Maskable bit, R247.7 - once
set it can only be cleared by RESET) or if TLI=1
and IEN=1 (bits R230.5, R230.4).
Assuming that the application uses a non-maska-
ble Top Level Interrupt (TLNM=1): in this case,
whenever a rising edge occurs on the NMI pin, the
related service routine will be executed. To service
further Top Level Interrupt Requests, it is neces-
sary to generate a new rising edge on the external
NMI pin.
The following summarizes some typical cases:
– If the ST9 is in STOP mode and a rising edge on
116/429
9
the NMI pin occurs, the ST9 will exit STOP
mode and the NMI service routine will be exe-
cuted.
– If the ST9 is in Run mode and a rising edge oc-
– If the ST9 is in run mode and a rising edge on
– If the ST9 is in run mode and the NMI pin is high:
curs on the NMI pin: the NMI service routine is
executed and then the ST9 restarts the execu-
tion of the main program. Now, suppose that
the user wants to enter STOP mode with NMI
still at 1. The ST9 will not enter STOP mode
and it will not execute an NMI routine be-
cause there were no transitions on the exter-
nal NMI line.
NMI pin occurs during the STOP bit setting se-
quence: the NMI interrupt will be acknowledged
and the ST9 will not enter STOP mode. At the
end of the NMI routine, the user must re-enter
the sequence: if NMI is still high at the end of the
sequence, the ST9 can not enter STOP mode
(see previous case).
if NMI is forced low just before the third write in-
struction of the STOP bit setting sequence then
the ST9 will enter STOP mode.

Related parts for ST92F150CV1