IDT70V07 Integrated Device Technology, IDT70V07 Datasheet - Page 11

no-image

IDT70V07

Manufacturer Part Number
IDT70V07
Description
32k X 8 3.3v Dual-port
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70V07L25J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25JI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25JI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L35PF
Manufacturer:
IDT
Quantity:
2
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage Range
NOTES:
1. Port-to-port delay through RAM cells from writing port to reading port, refer to "Timing Waveform of Write with Port-to-Port Read and BUSY".
2. To ensure that the earlier of the two ports wins.
3. t
4. To ensure that the write cycle is inhibited on port "B" during contention on port "A".
5. To ensure that a write cycle is completed on port "B" after contention on port "A".
6. 'X' in part numbers indicates power rating (S or L).
Timing Waveform of Write with Port-to-Port Read and BUSY
NOTES:
1. To ensure that the earlier of the two ports wins. t
2. CE
3. OE = V
4. If M/S = V
5. All timing is the same for left and right ports. Port "A" may be either the left or right port. Port "B" is the port opposite from port "A".
PORT-TO-PORT DELAY TIMING
BUSY TIMING (M/S = V
t
t
t
t
t
t
BUSY TIMING (M/S - V
t
t
t
t
BAA
BDA
BAC
BDC
APS
BDD
WB
WH
WDD
DDD
IDT70V07S/L
High-Speed 32K x 8 Dual-Port Static RAM
Symbol
BDD
L
= CE
is a calculated parameter and is the greater of 0, t
DATA
DATA
IL
ADDR
ADDR
for the reading port.
BUSY
R
IL
= V
R/W
(SLAVE), then BUSY is an input (BUSY
OUT "B"
IN "A"
BUSY Access Time from Address
BUSY Disable Time from Address
BUSY Access Time from Chip Enable
BUSY Disable Time from Chip Enable
Arbitration Priority Set-up Time
BUSY Disable to Valid Data
BUSY Input to Write
Write Hold After BUSY
Write Pulse to Data Delay
Write Data Valid to Read Data Delay
IL
"A"
"A"
"B"
"B"
IL
IH
)
)
t
APS
(1)
(4)
(5)
Parameter
(1)
(3)
APS
(2)
"A"
is ignored for M/S = V
WDD
= V
(1)
IH
– t
and BUSY
WP
(actual) or t
t
BAA
"B"
= "don't care", for this example).
IL
MATCH
(SLAVE).
DDD
t
WC
11
– t
DW
(actual).
Min.
____
____
____
____
____
____
____
20
5
0
70V07X25
t
WP
Com'l
& Ind
Max.
____
____
____
25
25
25
25
35
55
50
MATCH
t
t
DW
WDD
Industrial and Commercial Temperature Ranges
VALID
Min.
____
____
____
____
____
____
____
25
(6)
5
0
Com'l Only
70V07X35
t
DDD
(3)
Max.
____
____
____
35
35
35
35
40
65
60
t
(2,4,5)
BDA
t
DH
Min.
____
____
____
____
____
____
____
25
5
0
Com'l Only
70V07X55
2943 drw 13
t
BDD
VALID
Max.
____
____
____
45
45
45
45
50
85
80
2943 tbl 13
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for IDT70V07