IDT70V07 Integrated Device Technology, IDT70V07 Datasheet - Page 8

no-image

IDT70V07

Manufacturer Part Number
IDT70V07
Description
32k X 8 3.3v Dual-port
Manufacturer
Integrated Device Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
IDT70V07L25J
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25J8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25JI
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25JI8
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L25PF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
IDT70V07L35PF
Manufacturer:
IDT
Quantity:
2
Waveform of Read Cycles
NOTES:
1. Timing depends on which signal is asserted last, OE or CE.
2. Timing depends on which signal is de-asserted first, CE or OE.
3. t
4. Start of valid data depends on which timing becomes effective last t
5. SEM = V
AC Electrical Characteristics Over the
Operating Temperature and Supply Voltage
NOTES:
1. Transition is measured 0mV from Low or High impedance voltage with Output Test Load (Figure 2).
2. This parameter is guaranteed by device characterization, but is not production tested.
3. To access RAM, CE = V
4. The specification for t
5. 'X' in part number indicates power rating (S or L).
WRITE CYCLE
t
t
t
t
t
t
t
t
t
t
t
t
t
WC
EW
AW
AS
WP
WR
DW
HZ
DH
WZ
OW
SWRD
SPS
IDT70V07S/L
High-Speed 32K x 8 Dual-Port Static RAM
relation to valid output data.
temperature, the actual t
Symbol
BDD
delay is required only in cases where the opposite port is completing a write operation to the same address location. For simultaneous read operations BUSY has no
IH
.
Chip Enable to End-of-Write
Data Valid to End-of-Write
Output High-Z Time
Data Hold Time
Output Active from End-of-Write
Write Cycle Time
Address Valid to End-of-Write
Address Set-up Time
Write Pulse Width
Write Recovery Time
Write Enable to Output in High-Z
SEM Flag Write to Read Time
SEM Flag Contention Window
BUSY
DATA
ADDR
DH
R/W
OUT
OUT
OE
CE
must be met by the device supplying write data to the SRAM under all operating conditions. Although t
IL
DH
and SEM = V
will always be smaller than the actual t
(4)
(1,2)
(3)
IH
Parameter
. To access semaphore, CE = V
(3)
(1,2,4)
(1,2)
(5)
t
t
t
t
AA
ACE
AOE
LZ
(4)
(1)
(4)
(4)
OW
AOE
.
, t
ACE
IH
, t
t
RC
and SEM = V
AA
or t
8
t
BDD
BDD
VALID DATA
(3,4)
.
Min.
____
____
25
20
20
20
15
0
0
0
0
5
5
IL
70V07X25
. Either condition must be valid for the entire t
Com'l
& Ind
(5)
Max.
(4)
____
____
____
____
____
____
____
____
____
____
____
15
15
Industrial and Commercial Temperature Ranges
Min.
____
____
35
30
30
25
20
0
0
0
0
5
5
Com'l Only
70V07X35
t
HZ
t
OH
(2)
Max.
DH
____
____
____
____
____
____
____
____
____
____
____
20
20
and t
OW
values will vary over voltage and
Min.
EW
____
____
55
45
45
40
30
0
0
0
0
5
5
Com'l Only
70V07X55
2943 drw 08
time.
Max.
____
____
____
____
____
____
____
____
____
____
____
25
25
2943 tbl 12
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns

Related parts for IDT70V07