DSP56F826 Motorola, DSP56F826 Datasheet - Page 29

no-image

DSP56F826

Manufacturer Part Number
DSP56F826
Description
16-bit Digital Signal Processor
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DSP56F826BU80
Manufacturer:
MOTOLOLA
Quantity:
853
Part Number:
DSP56F826BU80
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F826BU80
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
DSP56F826BU80E
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
DSP56F826BU80E
Manufacturer:
FREESCALE
Quantity:
20 000
3.7 Reset, Stop, Wait, Mode Select, and Interrupt Timing
Operating Conditions:
RESET Assertion to Address, Data and Control Signals
High Impedance
Minimum RESET Assertion Duration
OMR Bit 6 = 0
OMR Bit 6 = 1
RESET De-assertion to First External Address Output
Edge-sensitive Interrupt Request Width
IRQA, IRQB Assertion to External Data Memory
Access Out Valid, caused by first instruction execution
in the interrupt service routine
IRQA, IRQB Assertion to General Purpose Output
Valid, caused by first instruction execution in the
interrupt service routine
IRQA Low to First Valid Interrupt Vector Address Out
recovery from Wait State
IRQA Width Assertion to Recover from Stop State
Delay from IRQA Assertion to Fetch of first instruction
(exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
Duration for Level Sensitive IRQA Assertion to Cause
the Fetch of First IRQA Interrupt Instruction (exiting
Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
Delay from Level Sensitive IRQA Assertion to First
Interrupt Vector Address Out Valid (exiting Stop)
OMR Bit 6 = 0
OMR Bit 6 = 1
1.
2.
cases:
3.
Stop state. This is not the minimum required so that the IRQA interrupt is accepted.
4.
5.
Table 15. Reset, Stop, Wait, Mode Select, and Interrupt Timing
In the formulas, T = clock cycle. For an operating frequency of 80MHz, T = 12.5 ns.
Circuit stabilization delay is required during reset when using an external clock or crystal oscillator in two
• After power-on reset
• When recovering from Stop state
The minimum is specified for the duration of an edge-sensitive IRQA interrupt required to recover from the
The interrupt instruction fetch is visible on the pins only in Mode 3.
Parameters listed are guaranteed by design.
V
SSIO
Characteristic
=V
3
SS
= V
SSA
= 0 V, V
DSP56F826 Preliminary Technical Data
2
DDIO
=3.0 to 3.6V, V
4
DD
Symbol
Reset, Stop, Wait, Mode Select, and Interrupt Timing
t
t
t
t
t
RAZ
t
RDA
t
t
IRW
IDM
= V
t
IRQ
t
RA
IRI
t
IW
IG
IF
II
DDA
= 2.25–2.75 V, T
275,000T
Typical
128T
Min
1.5T
33T
A
275,000T
275,000T
275,000T
Typical
= –40 to +85 C, C
Max
34T
15T
16T
13T
12T
12T
12T
2T
21
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
L
1, 5
50 pF, f
Figure 13
Figure 13
Figure 13
Figure 14
Figure 15
Figure 15
Figure 16
Figure 17
Figure 17
Figure 18
Figure 18
Figure
See
op
= 80 MHz
29

Related parts for DSP56F826