SC16C852L NXP Semiconductors, SC16C852L Datasheet - Page 43

no-image

SC16C852L

Manufacturer Part Number
SC16C852L
Description
16 mode or 68 mode bus interface
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SC16C852LIB
Quantity:
500
Part Number:
SC16C852LIB,128
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C852LIB,151
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C852LIB,157
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C852LIET,115
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Part Number:
SC16C852LIET,118
Manufacturer:
NXP Semiconductors
Quantity:
10 000
www.DataSheet.in
NXP Semiconductors
10. Dynamic characteristics
Table 39.
T
[1]
[2]
[3]
[4]
SC16C852L_3
Product data sheet
Symbol
t
t
t
f
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
N
WH
WL
w(clk)
XTAL1
su(A)
h(A)
d(CS-IOR)
d(IOW-TXRDYH)
d(IOR-RXRDYH)
d(stop-RXRDY)
d(start-TXRDY)
w(IOR)
h(IOR-CS)
d(IOR)
d(IOR-Q)
dis(IOR-QZ)
d(CSL-IOWL)
w(IOW)
h(IOW-CS)
d(IOW)
su(D-IOWH)
h(IOWH-D)
d(IOW-Q)
d(modem-INT)
d(IOR-INTL)
d(stop-INT)
d(start-INT)
d(IOW-TX)
d(IOW-INTL)
w(RESET)
amb
Applies to external clock, crystal oscillator max 24 MHz.
Maximum frequency =
10 % of the data bus output voltage level.
RCLK is an internal signal derived from Divisor Latch LSB (DLL) and Divisor Latch MSB (DLM) divisor latches.
= 40 C to +85 C; V
Dynamic characteristics - Intel or 16 mode
Parameter
pulse width HIGH
pulse width LOW
clock pulse width
frequency on pin XTAL1
address setup time
address hold time
delay time from CS to IOR
delay time from IOW to TXRDY HIGH
delay time from IOR to RXRDY HIGH
delay time from stop to RXRDY
delay time from start to TXRDY
IOR pulse width time
hold time from IOR to chip select
IOR delay time
delay time from IOR to data output
disable time from IOR to high-impedance
data output
delay time from CS LOW to IOW LOW
IOW pulse width time
hold time from IOW to CS
IOW delay time
setup time from data input to IOW HIGH
data input hold time after IOW HIGH
delay time from IOW to data output
delay time from modem to INT
delay time from IOR to INT LOW
delay time from stop to INT
delay time from start to INT
delay time from IOW to TX
delay time from IOW to INT LOW
pulse width on pin RESET
baud rate divisor
-------------- -
t
w clk
DD
[3]
1
= 1.65 V to 1.95 V; unless otherwise specified.
1.8 V dual UART with 128-byte FIFOs and IrDA encoder/decoder
Rev. 03 — 18 January 2008
Conditions
25 pF load
25 pF load
25 pF load
25 pF load
25 pF load
25 pF load
25 pF load
25 pF load
25 pF load
[1][2]
[4]
[4]
[4]
[4]
Min
6
6
12.5
-
0
10
5
-
-
-
-
20
0
10
-
-
5
10
0
10
5
5
-
-
-
-
-
8T
-
10
1
RCLK
Typ
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
-
SC16C852L
© NXP B.V. 2008. All rights reserved.
Max
-
-
-
80
-
-
-
50
50
1T
8T
-
-
-
40
20
-
-
-
-
-
-
50
50
50
1T
1T
24T
50
-
(2
16
RCLK
RCLK
RCLK
RCLK
RCLK
1)
43 of 63
Unit
ns
ns
ns
MHz
ns
ns
ns
ns
ns
s
s
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
s
s
s
ns
ns

Related parts for SC16C852L