ds96-039wdsp ETC-unknow, ds96-039wdsp Datasheet - Page 79

• Manufacturer Part Number: ds96-039wdsp
• Description: Clarification Serial Control Register Description Dsp1620/27/28/29 Devices
• Manufacturer: ETC-unknow

February 1997
6 Signal Descriptions
6.6 JTAG Test Interface
The JTAG test interface has features that allow pro-
grams and data to be downloaded into the DSP via four
pins. This provides extensive test and diagnostic capa-
bility. In addition, internal circuitry allows the device to
be controlled through the JTAG port to provide on-chip
in-circuit emulation. Lucent Technologies provides
hardware and software tools to interface to the on-chip
HDS via the JTAG port.
Note: The DSP1628 provides all JTAG/ IEEE 1149.1
Lucent Technologies Inc.
standard test capabilities including boundary
scan. See the DSP1611/17/18/27 Digital Signal
Processor Information Manual for additional in-
formation on the JTAG test interface.
(continued)
TDI
Test Data Input: JTAG serial input signal. All serial-
scanned data and instructions are input on this pin. This
pin has an internal pull-up resistor.
TDO
Test Data Output: JTAG serial output signal. Serial-
scanned data and status bits are output on this pin.
TMS
Test Mode Select: JTAG mode control signal that,
when combined with TCK, controls the scan operations.
This pin has an internal pull-up resistor.
TCK
Test Clock: JTAG serial shift clock. This signal clocks
all data into the port through TDI, and out of the port
through TDO, and controls the port by latching the TMS
signal inside the state-machine controller.
TRST
Test Reset: Negative assertion. JTAG test reset. When
asserted low, asynchronously resets JTAG TAP con-
troller. In an application environment, this pin must be
asserted prior to or concurrent with RSTB. This pin has
an internal pull-up resistor.
DSP1628 Digital Signal Processor
77