pca24s08a NXP Semiconductors, pca24s08a Datasheet - Page 6

no-image

pca24s08a

Manufacturer Part Number
pca24s08a
Description
1024 ? 8-bit Cmos Eeprom With Access Protection
Manufacturer
NXP Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
pca24s08aD
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca24s08aD
Manufacturer:
NXP
Quantity:
9 895
Part Number:
pca24s08aD112
Manufacturer:
NXP Semiconductors
Quantity:
1 810
Part Number:
pca24s08aDP
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
pca24s08aDP
Manufacturer:
NXP
Quantity:
10 245
NXP Semiconductors
PCA24S08A_1
Product data sheet
Fig 6.
START condition
S
1
Auto-increment memory word address (2 byte write)
0
1
6.2.2 Page write
0
1
address
The general command encoding used by the serial port for EEPROM accesses is shown
in
and A[3:0] is the byte address within the page. Bits denoted as ‘X’ are ignored by the
device.
The PCA24S08A is capable of a 16-byte page write operation. It is initiated in the same
manner as the byte write operation. The master can transit 16 data bytes within one
transmission. After receipt of each byte, the PCA24S08A will respond with an
acknowledge. The typical E/W time in this mode is 5 ms.
After the receipt of each data byte, the four low-order bits of the word address are
internally incremented. The six high-order bits of the address remain unchanged. The
slave acknowledges the reception of each data byte with an ACK. The I
transfer is terminated by the master after the 16
After a write to the last byte in a page, the internal address is wrapped around to point to
the beginning of that page. If the master transmits more than 16 bytes prior to generating
the STOP condition, no acknowledge will be given on the 17
and the whole transmission will be ignored and no programming will be done. As in the
byte write operation, all inputs are disabled until completion of the internal write cycles.
After this STOP condition, the E/W cycle starts and the I
transmission.
During the E/W cycle the slave receiver does not acknowledge if addressed via the
I
B2 B1
2
word
C-bus.
Figure
R/W acknowledge
0
11, where B[2:0] is the block number, P[2:0] is the page number within the block
A
from slave
B0
P2 P1 P0 A3 A2 A1 A0
word address
Rev. 01 — 19 January 2010
acknowledge
from slave
1024 × 8-bit CMOS EEPROM with access protection
A
DATA
th
byte of data with a STOP condition.
acknowledge
auto-increment
from slave
word address
2
C-bus is free for another
A
th
(and following) data bytes
PCA24S08A
DATA
© NXP B.V. 2010. All rights reserved.
2
C-bus data
acknowledge
STOP condition
auto-increment
from slave
word address
002aae791
A
6 of 24
P

Related parts for pca24s08a